DEMO9S08JM16 Freescale Semiconductor, DEMO9S08JM16 Datasheet - Page 333

BOARD DEMO FOR JM16 FAMI

DEMO9S08JM16

Manufacturer Part Number
DEMO9S08JM16
Description
BOARD DEMO FOR JM16 FAMI
Manufacturer
Freescale Semiconductor
Type
MCUr

Specifications of DEMO9S08JM16

Contents
Board with Daughter card, Cable, Documentation, Mini-AB USB Kit
Processor To Be Evaluated
MC9S08JM16
Data Bus Width
8 bit
Interface Type
USB
Silicon Manufacturer
Freescale
Core Architecture
HCS08
Core Sub-architecture
HCS08
Silicon Core Number
MC9S08
Silicon Family Name
Flexis - S08JM
Rohs Compliant
Yes
For Use With/related Products
MC9S08JM16
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Figure 18-4
asynchronous to the target MCU, there is a 0-to-1 cycle delay from the host-generated falling edge on
BKGD to the start of the bit time as perceived by the target MCU. The host initiates the bit time but the
target HCS08 finishes it. Because the target wants the host to receive a logic 0, it drives the BKGD pin low
for 13 BDC clock cycles, then briefly drives it high to speed up the rising edge. The host samples the bit
level about 10 cycles after starting the bit time.
Freescale Semiconductor
SPEED-UP PULSE
PERCEIVED START
TO BKGD PIN
TARGET MCU
(TARGET MCU)
HOST DRIVE
DRIVE AND
BDC CLOCK
OF BIT TIME
BKGD PIN
shows the host receiving a logic 0 from the target HCS08 MCU. Because the host is
Figure 18-4. BDM Target-to-Host Serial Bit Timing (Logic 0)
MC9S08JM16 Series Data Sheet, Rev. 2
10 CYCLES
HOST SAMPLES BKGD PIN
10 CYCLES
HIGH-IMPEDANCE
SPEEDUP
PULSE
EARLIEST START
OF NEXT BIT
Development Support
333

Related parts for DEMO9S08JM16