C8051F360DK Silicon Laboratories Inc, C8051F360DK Datasheet - Page 249

• Manufacturer Part Number: C8051F360DK
• Description: KIT DEV FOR C8051F360 FAMILY
• Manufacturer: Silicon Laboratories Inc
• Type: MCUr

Specifications of C8051F360DK

• Contents: Evaluation Board, Power Supply, USB Cables, Adapter and Documentation
• Processor To Be Evaluated: C8051F36x
• Interface Type: USB
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With/related Products: C8051F360, F361, F362, F363, F364, F365, F366, F367, F368, F369
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant
• Other names: 336-1410

21.1.2. Mode 1: 16-bit Counter/Timer
Mode 1 operation is the same as Mode 0, except that the counter/timer registers use all 16 bits. The
counter/timers are enabled and configured in Mode 1 in the same manner as for Mode 0.
21.1.3. Mode 2: 8-bit Counter/Timer with Auto-Reload
Mode 2 configures Timer 0 and Timer 1 to operate as 8-bit counter/timers with automatic reload of the start
value. TL0 holds the count and TH0 holds the reload value. When the counter in TL0 overflows from all
ones to 0x00, the timer overflow flag TF0 (TCON.5) is set and the counter in TL0 is reloaded from TH0. If
Timer 0 interrupts are enabled, an interrupt will occur when the TF0 flag is set. The reload value in TH0 is
not changed. TL0 must be initialized to the desired value before enabling the timer for the first count to be
correct. When in Mode 2, Timer 1 operates identically to Timer 0.
Both counter/timers are enabled and configured in Mode 2 in the same manner as Mode 0. Setting the
TR0 bit (TCON.4) enables the timer when either GATE0 (TMOD.3) is logic ‘0’ or when the input signal
/INT0 is active as defined by bit IN0PL in register IT01CF (see Section “10.5. External Interrupts” on
page 115 for details on the external input signals /INT0 and /INT1).
/IN T 0
T 0
C ro s s b a r
P re -s c a le d C lo c k
S Y S C L K
IN 0 P L
G A T E 0
X O R
Figure 21.1. T0 Mode 0 Block Diagram
T R 0
0
1
M
H
T
3
M
T
3
L
C K C O N
M
H
T
2
M
T
2
L
0
1
M
T
1
T
M
0
S
C
A
1
C8051F360/1/2/3/4/5/6/7/8/9
C
S
A
0
Rev. 1.0
G
A
T
E
1
C
T
1
/
M
T
1
1
T M O D
M
T
1
0
T C L K
G
A
T
E
0
C
T
0
/
M
T
0
1
M
T
0
0
(5 b its )
T L 0
N
P
1
L
I
N
S
1
L
2
I
IT 0 1 C F
N
1
S
L
1
I
N
S
1
L
0
I
N
P
0
L
(8 b its )
I
T H 0
N
0
S
L
2
I
N
S
0
L
1
I
N
S
0
L
0
I
T R 1
T R 0
T F 1
T F 0
IE 1
IT 1
IE 0
IT 0
In te rru p t
249