DEMO9S08LC60 Freescale Semiconductor, DEMO9S08LC60 Datasheet - Page 74

• Manufacturer Part Number: DEMO9S08LC60
• Description: BOARD DEMO FOR 9S08LC60
• Manufacturer: Freescale Semiconductor
• Type: MCUr

Specifications of DEMO9S08LC60

• Contents: Evaluation Board
• Processor To Be Evaluated: MC9S08LC60
• Interface Type: RS-232, USB
• Silicon Manufacturer: Freescale
• Core Architecture: HCS08
• Core Sub-architecture: HCS08
• Silicon Core Number: MC9S08
• Silicon Family Name: S08LC
• Rohs Compliant: Yes
• For Use With/related Products: MC9S08LC60
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

1
Chapter 5 Resets, Interrupts, and System Configuration
5.8.5
This register may be read at any time.
74
This bit can be written only one time after reset. Additional writes are ignored.
COPCLKS
BKGDPE
Reset
STOPE
RSTPE
COPE
COPT
Field
Field
ACIC
7
6
5
1
0
7
0
W
R
COPCLKS
System Options Register (SOPT2)
COP Watchdog Enable — This write-once bit defaults to 1 after reset.
0 COP watchdog timer disabled.
1 COP watchdog timer enabled (force reset on timeout).
COP Watchdog Timeout — This write-once bit selects the timeout period of the COP. COPT along with
COPCLKS in SOPT2 defines the COP timeout period.
0 Short timeout period selected.
1 Long timeout period selected.
Stop Mode Enable — This write-once bit defaults to 0 after reset, which disables stop mode. If stop mode is
disabled and a user program attempts to execute a STOP instruction, an illegal opcode reset is forced.
0 Stop mode disabled.
1 Stop mode enabled.
Background Debug Mode Pin Enable — The BKGDPE bit enables the PTG0/BKGD/MS pin to function as
BKGD/MS. When the bit is clear, the pin will function as PTG0, which is an output-only general-purpose I/O. This
pin always defaults to BKGD/MS function after any reset.
0 BKGD pin disabled.
1 BKGD pin enabled.
Reset Pin Enable — This write-once bit when set enables the PTB2/RESET/ pin to function as
RESET. When clear, the pin functions as one of its input only alternative functions. This pin defaults to its
input-only port function following an MCU POR. Once configured for RESET pin, only POR can disable the
RESET pin function. When RSTPE is set, an internal pullup device is enabled on RESET.
0 PTB2/RESET/ pin functions as PTB2.
1 PTB2/RESET/ pin functions as RESET.
COP Watchdog Clock Select — This write-once bit selects the clock source of the COP watchdog.
0 Internal 1-kHz clock is source to COP.
1 Bus clock is source to COP.
Analog Comparator to Input Capture Enable— This bit connects the output of ACMP to TPM1 input channel 0.
0 ACMP output not connected to TPM1 input channel 0
1 ACMP output connected to TPM1 input channel 0.
0
7
1
= Unimplemented or Reserved
0
0
6
MC9S08LC60 Series Data Sheet: Technical Data, Rev. 4
Figure 5-6. System Options Register (SOPT2)
Table 5-6. SOPT1 Field Descriptions
Table 5-7. SOPT2 Field Descriptions
0
0
5
0
0
4
Description
Description
3
0
0
0
0
2
Freescale Semiconductor
0
0
1
ACIC
0
0