MCIMX255AJM4AR2 Freescale Semiconductor, MCIMX255AJM4AR2 Datasheet - Page 8

• Manufacturer Part Number: MCIMX255AJM4AR2
• Description: Processors - Application Specialized IMX25 1.2 AUTO
• Manufacturer: Freescale Semiconductor

Specifications of MCIMX255AJM4AR2

• Core: ARM926EJ-S
• Processor Series: MCIMX25
• Maximum Clock Frequency: 400 MHz
• Instruction / Data Cache Memory: 16 KB
• Data Ram Size: 128 KB
• Operating Supply Voltage: 1.15 V to 1.52 V
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• Package / Case: MAPBGA-400
• Interface Type: USB
• Memory Type: DDR2
• Minimum Operating Temperature: - 40 C

8
Mnemonic
PWM(4)
IOMUX
SDMA
SIM(2)
Block
I
LCDC
MAX
2
KPP
SJC
IIM
C(3)
I
IC
Identification
Module
LCD
Controller
ARM platform
multilayer
AHB crossbar
switch
Pulse width
modulation
engine
identity
module
interface
interface
I/O multiplexer Pins
Keypad port
Smart DMA
Subscriber
Secure JTAG
2
Block Name
C module
i.MX25 Applications Processor for Automotive Products, Rev. 9
Table 3. i.MX25 Digital and Analog Modules (continued)
Connectivity
peripherals
Security
Connectivity
peripherals
Multimedia
peripherals
ARM platform
Connectivity
peripherals
System control The SDMA provides DMA capabilities inside the processor. It is a shared
Connectivity
peripherals
System control
peripherals
Subsystem
Inter-IC Communication (I
that provides a simple, efficient method of data exchange, minimizing the
interconnection between devices. I
occasional communications over a short distance between many devices.
The interface operates up to 100 kbps with maximum bus loading and timing.
The I
collision detection that prevents data corruption if multiple devices attempt to
control the bus simultaneously. This feature supports complex applications
with multiprocessor control and can be used for rapid testing and alignment
of end products through external connections to an assembly-line computer.
The IIM provides the primary user-visible mechanism for interfacing with
on-chip fuse elements. Among the uses for the fuses are unique chip
identifiers, mask revision numbers, cryptographic keys, and various control
signals requiring a fixed value.
Each I/O multiplexer provides a flexible, scalable multiplexing solution:
KPP can be used for either keypad matrix scanning or general purpose I/O.
LCDC provides display data for external gray-scale or color LCD panels.
LCDC is capable of supporting black-and-white, gray-scale, passive-matrix
color (passive color or CSTN), and active-matrix color (active color or TFT)
LCD panels.
MAX concurrently supports up to five simultaneous connections between
master ports and slave ports. MAX allows for concurrent transactions to
occur from any master port to any slave port.
The Pulse-Width Modulator (PWM) has a 16-bit counter and is optimized to
generate sound from stored sample audio images. It can also generate
tones. The PWM uses 16-bit resolution and a 4x16 data FIFO to generate
sound.
module that implements 32 DMA channels.
The SIM is an asynchronous interface designed to facilitate communication
with SIM cards or pre-paid phone cards. This module was designed based
on the ISO7816 standard; however, the module does require an external
companion controller to allow communication to certain smart cards or to
pass certain certifications, such as EMV.
The SIM supports only 11 and 12ETU cards and can communicate at the
default rate, which is obtained at Fi/Di=372/1. An external companion
controller is required to support cards aligned on 10.8 or 11.8ETU and to
support other rates, such as those obtained at Fi/Di=372/2 and Fi/Di=372/4.
The System JTAG Controller (SJC) provides debug and test control with
maximum security.
• Up to eight output sources multiplexed per pin
• Up to four destinations for each input pin
• Unselected input paths are held at constant level for reduced power
consumption
2
C system is a true multiple-master bus, including arbitration and
2
C) is an industry-standard, bidirectional serial bus
Brief Description
2
C is suitable for applications requiring
Freescale Semiconductor