MCIMX255AJM4AR2 Freescale Semiconductor, MCIMX255AJM4AR2 Datasheet - Page 49

• Manufacturer Part Number: MCIMX255AJM4AR2
• Description: Processors - Application Specialized IMX25 1.2 AUTO
• Manufacturer: Freescale Semiconductor

Specifications of MCIMX255AJM4AR2

• Core: ARM926EJ-S
• Processor Series: MCIMX25
• Maximum Clock Frequency: 400 MHz
• Instruction / Data Cache Memory: 16 KB
• Data Ram Size: 128 KB
• Operating Supply Voltage: 1.15 V to 1.52 V
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• Package / Case: MAPBGA-400
• Interface Type: USB
• Memory Type: DDR2
• Minimum Operating Temperature: - 40 C

Figure 17
Timing parameters for UDMA in-burst are listed in
1
Make t
Freescale Semiconductor
Parameter
There is a special timing requirement in the ATA host that requires the internal DIOW to go only high three clocks after the last
active edge on the DSTROBE signal. The equation given on this line tries to capture this constraint.
tdzfs
tzah
ATA
tack
tenv
tcvh
tcyc
tmli
tdh
tds
trp
on
—
—
and t
shows timing for device-terminated UDMA in-transfer.
off
DATA READ
big enough to avoid bus contention.
DATA WRITE
DMARQ
DMACK
Parameter
DIOW
IORDY
ADDR
DIOR
Spec.
buffer_en
tmli1
tdzfs
tdh1
tenv
tds1
tzah
tcvh
tack
tx1
tc1
ton
toff
trp
1
i.MX25 Applications Processor for Automotive Products, Rev. 9
Figure 17. Timing for Device-Terminated UDMA Transfer
tack(min.) = (time_ack
tenv(min.) = (time_env
tenv(max.) = (time_env
tds – (tskew3) – ti_ds > 0
tdh – (tskew3) –ti_dh > 0
(tcyc – tskew) > T
trp(min.) = time_rp
(time_rp
tmli1(min.) = (time_mlix + 0.4)
tzah(min.) = (time_zah + 0.4)
tdzfs = (time_dzfs
tcvh = (time_cvh
ton = time_on
toff = time_off
Table 39. Timing Parameters for UDMA In-Burst
tds
T) – (tco + tsu + 3T + 2
tc1
tdh
T – tskew1
T – tskew1
T) – (tskew1 + tskew2)
T) – (tskew1 + tskew2)
tc1
T – (tskew1 + tskew2 + tskew6)
T) – (tskew1 + tskew2)
T) – (tskew1 + tskew2)
T) + (tskew1 + tskew2)
tss1
Table
T
Value
T
tli5
tbuf + 2
39.
tzah
tzah
tcable2) > trfs (drive)
tmli
tmli
ton tdzfs tcvh
tack
toff
Required Conditions
should be low enough
tskew3, ti_ds, ti_dh
T big enough
time_mlix
time_dzfs
time_zah
time_ack
time_env
time_cvh
time_rp
time_rp
—
49