LAN91C96I_07 SMSC [SMSC Corporation], LAN91C96I_07 Datasheet - Page 62

• Manufacturer Part Number: LAN91C96I_07
• Description: Non-PCI Single-Chip Full Duplex Ethernet Controller
• Manufacturer: SMSC [SMSC Corporation]

8.3
Rev. 03-28-07
1
2
3
4
5
Typical Flow Of Events For Receive
ENABLE RECEPTION - By setting the RXEN
bit.
SERVICE INTERRUPT - Read the Interrupt
Status Register and determine if RCV INT is
set. The next receive packet is at receive area.
(Its packet number can be read from the FIFO
Ports Register).
process the packet by accessing the RX area,
and can move it out to system memory if
desired.
CPU issues the REMOVE AND RELEASE
FROM TOP OF RX command to have the MMU
free up the used memory and packet number.
When processing is complete the
S/W DRIVER
The software driver can
DATASHEET
Page 62
A packet is received with matching address.
Memory is requested from MMU.
number is assigned to it. Additional memory is
requested if more pages are needed.
The internal DMA logic generates sequential
addresses and writes the receive words into
memory.
physical address translation. If overrun, packet
is dropped and memory is released.
When the end of packet is detected, the status
word is placed at the beginning of the receive
packet in memory. Byte count is placed at the
second word. If the CRC checks correctly the
packet number is written into the RX FIFO. The
RX FIFO being not empty causes RCV INT
(interrupt) to be set. If CRC is incorrect the
packet memory is released and no interrupt will
occur.
Non-PCI Single-Chip Full Duplex Ethernet Controller
The MMU does the sequential to
CSMA/CD SIDE
SMSC DS – LAN91C96I
A packet