AMD-766AC AMD [Advanced Micro Devices], AMD-766AC Datasheet - Page 27

• Manufacturer Part Number: AMD-766AC
• Description: Peripheral Bus Controller
• Manufacturer: AMD [Advanced Micro Devices]

23167B – March 2001
4.6.1.5.1
In the timing diagrams, RTC refers to 32 kHz clocks cycles.
CPURST#
PCIRST#
DCSTOP#
PWRON#
RPWRON (See note 2)
PWRGD
Resume event
VDD3
RST_SOFT
VDD_AUX
Note 1: If C3A43[G3TOS5] = 0, then the time from the end of RST_SOFT to PWRON# assertion is 1 to 2 RTC
Note 2: RPWRON# is high during STR and low during STD and SOFF.
STPCLK#
Stop-grant cycle
DCSTOP#
PCIRST#, CPURST#
PWRON#
RPWRON
PWRGD
VDD3
For transitions to SOFF that are initiated by a power/sleep button override event or by PORTCF9[FULLRST], the
STPCLK# assertion and stop-grant cycles are skipped; the sequence starts with the assertion of DCSTOP#.
clocks. If C3A43[G3TOS5] = 1, then the resume event must occur before PWRON# is asserted.
Transitions Between MOFF/SOFF/STD/STR and FON
MOFF to SOFF
FON to SOFF/STD/STR
25 to 50
msec
SG
note 1
1 to 2
RTC
See
MOFF to SOFF/STD/STR to FON
RTC
1
1 to 2
Preliminary Information
RTC
RTC
1
More than 50
milliseconds
SOFF/STD/STR to FON
AMD-766
2 to 3
RTC
TM
Peripheral Bus Controller Data Sheet
For STR
For SOFF/STD
milliseconds
1.5 to 2.0
1.5 to 2.0
sec
27