MCMC68HC05L16 Freescale Semiconductor, Inc, MCMC68HC05L16 Datasheet - Page 86

• Manufacturer Part Number: MCMC68HC05L16
• Description: M68hc05 Microcontrollers
• Manufacturer: Freescale Semiconductor, Inc

Timer System
IM2 — Timer Input 2 Mode Select
IL2 — Timer Input 2 Active Edge (Level) Select
OE2 — Timer Output 2 (EVO) Output Enable
OL2 — Timer Output 2 Edge Select for Synchronization
86
The IM2 bit selects whether EVI input is gated or not gated by CLK2. This bit is cleared on reset.
The IL2 bit selects the active edge of EVI to increment the counter for event mode (IM2 = 0) or gate
enable level of EVI for gate mode
(IM2 = 1). This bit is cleared on reset.
The OE2 bit enables EVO output on the PC5 pin. When this bit is changed, control of the pin is delayed
(synchronized) until the next active edge of EVO is selected by the OL2 bit. This bit is cleared on reset.
The OL2 bit selects which edge of EVO clock should be synchronized by the OE2 bit control. The OL2
bit also decides the initial value of the CMP2 divider, when counter 2 is written to by the CPU. This bit
is cleared on reset.
0 = EVI not gated by CLK2 (event mode)
1 = EVI gated by CLK2 (gate mode)
0 = Falling edge selected (event mode)
1 = Rising edge selected (event mode)
0 = EVO output disabled
1 = EVO output enabled
0 = The falling edge of EVO switches EVO output and PC5 if the OE2 bit has been changed.
1 = The rising edge of EVO switches EVO output and PC5 if the OE2 bit has been changed.
Low level enables counting (gate mode)
High level enables counting (gate mode)
IM2
0
0
1
1
MC68HC05L16 • MC68HC705L16 Data Sheet, Rev. 4.1
IL2
0
1
0
1
Falling edge of EVI increments counter
Rising edge of EVI increments counter
Low level on EVI enables counting
High level on EVI enables counting
Table 9-1. EVI Modes Selection
Action on Clock
Freescale Semiconductor