F84045 Asiliant Technologies, F84045 Datasheet - Page 23
F84045
Manufacturer Part Number
F84045
Description
Manufacturer
Asiliant Technologies
Datasheet
1.F84045.pdf
(173 pages)
Specifications of F84045
Lead Free Status / Rohs Status
Not Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
F84045
Manufacturer:
CHIPS
Quantity:
1 831
- Current page: 23 of 173
- Download datasheet (2Mb)
Data Bus
D0:7
D8:15
D16:23
D24:31
DP0:3
XD0:7
SDIR0:1
SDEN#
Local IDE
IDEIOR#
IDEIOW#
IDECS0#
IDECS1#
IDEEN#
FDD7
Revision 1.0
29, 30, 31, 32, 33, 3 5, 36, 37
38, 39, 41, 42, 43, 44, 45, 46
47, 48, 54, 55, 56, 57, 58 ,59
61, 62, 63, 64, 65, 66, 67, 68
125, 124, 123, 122
121, 120, 119, 118, 113, 112, 111, 110
98, 99 OUT
100
76
77
78
79
80
81
2/10/95
I/O
I/O
I/O
OUT
OUT
OUT
OUT
OUT
OUT
IN
Local bus data.
DRAM parity bits. Connected to DP0:3 of the 486 also. The 486 generates parity
Intermediate data bus. Connected directly to the 4045, BIOS ROM, 8042, and,
Direction control for the XD0:7 to SD0:7 (SDIR0) and the XD8:15 to SD8:15
SD bus enable. Connects to the enable of the XD to SD buffers. Goes high to
IDE controller I/O read strobe. Driven by either the loca l bus IDE logic or the ISA
IDE controller I/O write strobe. Driven by either the local bus IDE logic or the ISA
IDE controller Chip Select 0. Decodes addresses 1F0:1F7 (when the default IDE
IDE controller Chip Select 1. Decodes addresses 3F6:3F7 (when the default IDE
IDE Bus driver enable. Connected to the enable pins of the IDE da ta bus drivers.
Used for the floppy disk controller disk change bit for 3F7 reads. Normally this pin
when it has the bus. For local masters, DMA cycles, and ISA masters, the 4041
generates parity. Parity is checked by the 4041 for all cycles.
through an LS245, to the ISA bus. For XD8:15, see MA2:9.
(SDIR1) buffer. 0=SD to XD. 1= XD to SD.
disable the buffers during the local bus portion of DMA and ISA master cycles,
allowing the MA bus to be used for the DRAMs.
bus IOR# logic, depending on the cycle.
bus IOR# logic, depending on the cycle.
address is used).
address is used).
is connected directly to SD7. It may be connected directly to the DSKCHG# pin
of the floppy connector instead.
Subject to change without notice
22
Preliminary
Pin Descriptions
CS4041
Related parts for F84045
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Manufacturer:
Asiliant Technologies
Datasheet:
Part Number:
Description:
Manufacturer:
Asiliant Technologies
Datasheet:
Part Number:
Description:
Manufacturer:
Asiliant Technologies
Datasheet:
Part Number:
Description:
Super VGA Graphics Controller
Manufacturer:
Asiliant Technologies
Datasheet:
Part Number:
Description:
HiQV64 High Performance Multimedia Flat Panel/CRT GUI Accelerator
Manufacturer:
Asiliant Technologies
Part Number:
Description:
Manufacturer:
Asiliant Technologies
Datasheet:
Part Number:
Description:
Manufacturer:
Asiliant Technologies
Datasheet:
Part Number:
Description:
Manufacturer:
Asiliant Technologies
Datasheet:
Part Number:
Description:
Super VGA Graphics Controller
Manufacturer:
Asiliant Technologies
Datasheet:
Part Number:
Description:
HiQV64 High Performance Multimedia Flat Panel/CRT GUI Accelerator
Manufacturer:
Asiliant Technologies