MC9S08GT16CFB Freescale Semiconductor, MC9S08GT16CFB Datasheet - Page 109

MC9S08GT16CFB

Manufacturer Part Number
MC9S08GT16CFB
Description
Manufacturer
Freescale Semiconductor
Datasheet

Specifications of MC9S08GT16CFB

Cpu Family
HCS08
Device Core Size
8b
Frequency (max)
20MHz
Interface Type
SCI/SPI
Program Memory Type
Flash
Program Memory Size
16KB
Total Internal Ram Size
1KB
# I/os (max)
36
Number Of Timers - General Purpose
4
Operating Supply Voltage (typ)
2.5/3.3V
Operating Supply Voltage (max)
3.6V
Operating Supply Voltage (min)
2.08V
On-chip Adc
8-chx10-bit
Instruction Set Architecture
CISC
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
44
Package Type
PQFP
Lead Free Status / Rohs Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC9S08GT16CFB
Manufacturer:
FREESCALE
Quantity:
885
Part Number:
MC9S08GT16CFBE
Manufacturer:
FREESCALE
Quantity:
1 831
Part Number:
MC9S08GT16CFBE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC9S08GT16CFBE
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MC9S08GT16CFBER
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
7.3.9
The ICG provides a fixed frequency clock output, XCLK, for use by on-chip peripherals. This output is
equal to the internal bus clock, BUSCLK, in FBE mode. In FEE mode, XCLK is equal to ICGERCLK ÷ 2
when the following conditions are met:
If the above conditions are not true, then XCLK is equal to BUSCLK.
Freescale Semiconductor
1. CLKST will not update immediately after a write to CLKS. Several bus cycles are required before CLKST updates to the new
2. The reference frequency has no effect on ICGOUT in SCM, but the reference frequency is still used in making the comparisons
3. After initial LOCK; will be ICGDCLK/2R during initial locking process and while FLL is re-locking after the MFD bits are
(CLKST)
Actual
Mode
value.
that determine the DCOS bit
changed.
SCM
(XX)
FBE
FEE
(00)
(01)
(10)
(11)
FEI
Off
(P × N) ÷ R ≥ 4 where P is determined by RANGE (see
MFD and RFD, respectively (see
LOCK = 1.
Desired
Fixed Frequency Clock
(CLKS)
Mode
SCM
(XX)
FBE
FBE
FEE
FEE
FBE
FEE
FEE
(10)
(00)
(01)
(10)
(11)
(01)
(11)
(10)
(11)
(11)
FEI
FEI
Off
Range
X
X
X
X
X
X
X
X
0
0
0
1
(f
f
f
f
f
Frequency
Reference
ICGIRCLK
ICGIRCLK
ICGIRCLK
ICGIRCLK
REFERENCE
f
f
f
f
ICGIRCLK
ICGIRCLK
ICGERCLK
ICGERCLK
0
0
0
0
MC9S08GB/GT Data Sheet, Rev. 2.3
/7
/7
/7
/7
Table 7-3. ICG State Table
/7
/7
(2)
(1)
(1)
(1)
Table
)
Comparison
128/f
Cycle Time
2/f
7-6).
8/f
8/f
8/f
8/f
8/f
8/f
ICGERCLK
ICGIRCLK
ICGIRCLK
ICGIRCLK
ICGIRCLK
ICGIRCLK
ICGIRCLK
ICGERCLK
ICGDCLK/R
ICGDCLK/R
ICGERCLK/R
ICGERCLK/R
ICGDCLK/R
ICGDCLK/R
ICGDCLK/R
ICGDCLK/R
ICGDCLK/R
ICGDCLK/R
ICGOUT
Table
0
0
7-5), N and R are determined by
(3)
(2)
Not switching from
CLKS = CLKST
Conditions
ERCS = 1 and
ERCS = 1 and
FBE to SCM
DCOS = 1
DCOS = 1
DCOS = 1
ERCS = 1
for
Functional Description
(1)
DCOS = 0 or
LOCS = 1 &
ERCS = 0
DCOS = 0
ERCS = 0
ERCS = 0
ERCS = 0
ERCS = 1
Reason
CLKS ≠
CLKST
109

Related parts for MC9S08GT16CFB