S5935QF Applied Micro Circuits Corporation, S5935QF Datasheet - Page 30

• Manufacturer Part Number: S5935QF
• Manufacturer: Applied Micro Circuits Corporation

Specifications of S5935QF

• Package Type: PQFP
• Rad Hardened: No
• Lead Free Status / Rohs Status: Not Compliant

S5935 – PCI Product
Pass-Thru Interface Pins
System Pins
30
SYSRST#
BPCLK
Signal
PTADR#
RSVD
IRQ#
Signal
PTWR
DS1527
Type
out
out
out
in
Type
out
in
System Reset. This low active output is a buffered form of the PCI bus reset, RST#. It is not synchro-
nized to any clock within the PCI interface controller. Additionally, this signal can be invoked through
software from the PCI host interface.
Buffered PCI Clock. This output is a buffered form of the PCI bus clock and, as such, has all of the
behavioral characteristics of the PCI clock (i.e., DC-to-33 MHz capability).
Interrupt. This pin is used to signal the Add-On system that a significant event has occurred as a result
of activity within the PCI controller.
Reserved. This pin must be left open at all times.
Pass-Thru Address. This signal causes the actual Pass-Thru requested address to be presented as
outputs on the DQ pins DQ[31:0] for Add-Ons with 32-bit buses, or the low-order 16 bits for Add-Ons
with 16-bit buses. It is necessary that all other bus control signals be in their inactive state during the
assertion of PTADR#. The purpose of this signal is to provide the direct addressing of external Add-
On peripherals through use of the PTNUM[1:0] and the low-order address bits presented on the DQ
bus with this pin active.
Pass-Thru Write. This signal identifies whether a Pass-Thru operation is a read or write cycle. This
signal is valid only when PTATN# is active.
Description
Description
Revision 1.02 – June 27, 2006
AMCC Confidential and Proprietary
Data Book