S5935QF Applied Micro Circuits Corporation, S5935QF Datasheet - Page 137

• Manufacturer Part Number: S5935QF
• Manufacturer: Applied Micro Circuits Corporation

Specifications of S5935QF

• Package Type: PQFP
• Rad Hardened: No
• Lead Free Status / Rohs Status: Not Compliant

S5935 – PCI Product
Add-On FIFO Status Indicators
The Add-On interface implements FIFO status pins to
indicate the full and empty conditions of the PCI to
Add-On and Add-On to PCI FIFOs. These may be
used by the Add-On to allow data transfers between
the FIFO and memory, a peripheral, or even a cas-
caded external FIFO. The RDEMPTY and WRFULL
status outputs are always available to the Add-On.
Additional status signals are multiplexed with the byte-
wide, non-volatile memory interface pins. If the S5935
is configured for Add-On initiated bus mastering, these
status signals also become available to the Add-On.
FIFO status is also indicated by bits in the Add-On
General Control/Status and Bus Master Control/Status
Registers. The table below lists all FIFO status outputs
and their functions.
1. These signals are only available when a serial non-volatile mem-
Add-On FIFO Control Signals
The Add-On interface implements FIFO control pins to
manipulate the S5935 FIFOs. These may be used by
Add-On to control data transfer between the FIFO and
memory, a peripheral, or even a cascaded external
FIFO. The RDFIFO# and WRFIFO# inputs are always
available. These pins allow direct access to the FIFO
without generating a standard Add-On register access
using RD#, WR#, SELECT#, address pins and the
byte enables.
Additional control signals are multiplexed with the
byte-wide, non-volatile memory interface pins. If a
serial non-volatile memory is used and the S5935 is
configured for Add-On initiated bus mastering, these
control signals also become available. For PCI initi-
ated bus mastering, AMREN, AMWEN, FRC#, and
FWC# functionality is always available through bits in
the Bus Master Control/Status and Add-On General
Control/Status Registers. The FIFO control inputs are
listed below.
AMCC Confidential and Proprietary
RDEMPTY
WRFULL
FRF
FWE
ory is used and the device is configured for Add-On initiated bus
mastering.
Signal
Indicates empty condition of the PCI to
Add-On FIFO
Indicates full condition of the Add-On to
PCI FIFO
Indicates full condition of the PCI to Add-
On FIFO
Indicates the empty condition of the Add-
On to PCI FIFO
1
1
Function
1. These signals are only available when a serial non-volatile mem-
PCI Bus Mastering with the FIFO
The S5935 may initiate PCI bus cycles through the
FIFO interface. The S5935 allows blocks of data to be
transferred to and from the Add-On by specifying a
source/destination address on the PCI bus and a
transfer byte count. This DMA capability allows data to
be transferred across the PCI bus without host CPU
intervention.
Initiating a bus master transfer requires programming
the appropriate address registers and transfer byte
counts. This can be done from either the PCI interface
or the Add-On interface. Initiating bus master transfers
from the add-on is advantageous because the host
CPU does not have to intervene for the S5935 to
become a PCI Initiator. At the end of a transfer the
S5935 may generate an interrupt to either the PCI bus
(for PCI initiated transfers) or Add-On interface (for
Add-On initiated transfers).
Add-On Initiated Bus Mastering
If bit 7 in location 45h of an external serial non-volatile
memory is zero, the Master Read Address Register
(MRAR), Master Write Address Register (MWAR),
Master Read Transfer Count (MRTC), and Master
Write Transfer Count (MWTC) are accessible only
from the Add-On interface. Add-On initiated bus mas-
tering is not possible when a byte-wide boot device is
used due to shared device pins. When configured for
Add-On initiated bus mastering, the S5935 transfers
data until the transfer count reaches zero, or it may be
configured to ignore the transfer count.
WRFIFO#
RDFIFO#
ory is used and the S5935 is configured for Add-On initiated bus
mastering.
AMWEN
AMREN
Signal
FWC#
FRC#
Reads data from the PCI to Add-On FIFO
Writes data into the Add-On to PCI FIFO
Reset PCI to Add-On FIFO pointers and
status indicators
Reset Add-On to PCI FIFO pointers and
status indicators
Enable bus mastering for Add-On initiated
PCI reads
Enable bus mastering for Add-On initiated
PCI writes
Revision 1.02 – June 27, 2006
1
1
1
1
Function
Data Book
DS1527
137