EP3C16Q240C8N Altera, EP3C16Q240C8N Datasheet - Page 166

• Manufacturer Part Number: EP3C16Q240C8N
• Description: IC CYCLONE III FPGA 16K 240PQFP
• Manufacturer: Altera
• Series: Cyclone® IIIr

Specifications of EP3C16Q240C8N

• Number Of Logic Elements/cells: 15408
• Number Of Labs/clbs: 963
• Total Ram Bits: 516096
• Number Of I /o: 160
• Voltage - Supply: 1.15 V ~ 1.25 V
• Mounting Type: Surface Mount
• Operating Temperature: 0°C ~ 85°C
• Package / Case: 240-MQFP, 240-PQFP
• Family Name: Cyclone III
• Number Of Logic Blocks/elements: 15408
• # I/os (max): 92
• Frequency (max): 402MHz
• Process Technology: 65nm
• Operating Supply Voltage (typ): 1.2V
• Logic Cells: 15408
• Ram Bits: 516096
• Operating Supply Voltage (min): 1.15V
• Operating Supply Voltage (max): 1.25V
• Operating Temp Range: 0C to 85C
• Operating Temperature Classification: Commercial
• Mounting: Surface Mount
• Pin Count: 240
• Package Type: PQFP
• For Use With: 544-2601 - KIT DEV CYCLONE III LS EP3CLS200P0037 - BOARD DEV/EDUCATION ALTERA DE0544-2411 - KIT DEV NIOS II CYCLONE III ED.
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Number Of Gates: -
• Lead Free Status / Rohs Status: Compliant
• Other names: 544-2458

9–6
Table 9–2. Cyclone III Device Family Supported POR Times Across Configuration Schemes
Cyclone III Device Handbook, Volume 1
Active Parallel ×16 Standard (AP Standard POR, for
Cyclone III devices only)
Active Parallel ×16 Standard (AP Standard POR, for
Cyclone III devices only)
Active Parallel ×16 Standard (AP Standard POR, for
Cyclone III devices only)
Active Parallel ×16 Fast (AP Fast POR, for
Cyclone III devices only)
Active Parallel ×16 Fast (AP Fast POR, for
Cyclone III devices only)
Passive Serial Standard (PS Standard POR)
Passive Serial Fast (PS Fast POR)
Fast Passive Parallel Fast (FPP Fast POR)
Fast Passive Parallel Fast (FPP Fast POR)
JTAG-based configuration
Notes to
(1) Altera recommends connecting the MSEL pins to V
(2) The configuration voltage standard is applied to the V
(3) JTAG-based configuration takes precedence over other configuration schemes, which means the MSEL pin settings are ignored. However, the
POR time is dependent on the MSEL pin settings.
Table
f
9–2:
Configuration Scheme
1
In some applications, it is necessary for a device to wake up very quickly to begin
operation. The Cyclone III device family offers the fast POR time option to support
fast wake-up time applications. The fast POR time option has stricter power-up
requirements when compared with the standard POR time option. You can select
either the fast POR or standard POR options with the MSEL pin settings.
The automotive application is for Cyclone III devices only. The Cyclone III devices
fast wake-up time meets the requirement of common bus standards in automotive
applications, such as Media Orientated Systems Transport (MOST) and Controller
Area Network (CAN).
For more information about wake-up time and the POR circuit, refer to the
Hot-Socketing and Power-On Reset in Cyclone III Devices
Chapter 9: Configuration, Design Security, and Remote System Upgrades in the Cyclone III Device Family
CCA
C CIO
or GND depending on the MSEL pin settings.
supply of the bank in which the configuration pins reside.
(3 ms< TPOR < 9 ms)
Fast POR Time
(3)
v
v
v
v
v
—
—
—
—
(50 ms< TPOR < 200 ms)
Standard POR Time
chapter.
(3)
v
v
v
v
—
—
—
—
—
© December 2009 Altera Corporation
(Note 1)
(Part 2 of 2)
Configuration Features
Standard
Configuration
3.3/3.0/2.5
3.3/3.0/2.5
3.3/3.0/2.5
Voltage
3.0/2.5
1.8/1.5
3.3
1.8
3.3
1.8
—
(V)(2)