IDT82V3255TFG IDT, Integrated Device Technology Inc, IDT82V3255TFG Datasheet - Page 25

• Manufacturer Part Number: IDT82V3255TFG
• Description: IC PLL WAN SMC STRATUM 3 64-TQFP
• Manufacturer: IDT, Integrated Device Technology Inc
• Type: PLL Clock Generatorr

Specifications of IDT82V3255TFG

• Input: CMOS, LVDS, PECL
• Output: CMOS, LVDS, PECL
• Frequency - Max: 622.08MHz
• Voltage - Supply: 3 V ~ 3.6 V
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 64-TQFP, 64-VQFP
• Frequency-max: 622.08MHz
• Function: Wan PLL
• Operating Temperature (max): 85C
• Operating Temperature (min): -40C
• Package Type: TQFP
• Pin Count: 64
• Mounting: Surface Mount
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Other names: 82V3255TFG

Table 13: Related Bit / Register in Chapter 3.7
3.7.3
not be locked in T0 DPLL within a certain period. This period can be cal-
culated as follows:
INn_CMOS_PH_LOCK_ALARM
INn_DIFF_PH_LOCK_ALARM bit (n = 1 or 2).
selected by the PH_ALARM_TIMEOUT bit:
Functional Description
Note: * The setting in the 5A and 5B registers is either for T0 path or for T4 path, as determined by the T4_T0_SEL bit.
IDT82V3255
A phase lock alarm will be raised when the selected input clock can
The phase lock alarm is indicated by the corresponding
The phase lock alarm can be cleared by the following two ways, as
Period (sec.) = TIME_OUT_VALUE[5:0] X MULTI_FACTOR[1:0]
INn_CMOS_PH_LOCK_ALARM (n = 1, 2, or 3)
INn_DIFF_PH_LOCK_ALARM (n = 1 or 2)
PHASE LOCK ALARM (T0 ONLY)
T0_DPLL_SOFT_FREQ_ALARM
T4_DPLL_SOFT_FREQ_ALARM
DPLL_FREQ_HARD_LIMT[15:0]
DPLL_FREQ_SOFT_LIMT[6:0]
PH_LOS_COARSE_LIMT[3:0]
COARSE_PH_LOS_LIMT_EN
MULTI_PH_8K_4K_2K_EN
PH_LOS_FINE_LIMT[2:0]
FINE_PH_LOS_LIMT_EN
TIME_OUT_VALUE[5:0]
PH_ALARM_TIMEOUT
FREQ_LIMT_PH_LOS
MULTI_FACTOR[1:0]
T0_DPLL_LOCK
T4_DPLL_LOCK
FAST_LOS_SW
T4_T0_SEL
WIDE_EN
T4_STS
T4_STS
Bit
1
2
bit
(n
=
1,
2
or
3)
/
DPLL_FREQ_HARD_LIMIT[15:8]_CNFG,
PHASE_LOSS_COARSE_LIMIT_CNFG
IN1_IN2_CMOS_STS, IN3_CMOS_STS
DPLL_FREQ_HARD_LIMIT[7:0]_CNFG
25
PHASE_ALARM_TIME_OUT_CNFG
PHASE_LOSS_FINE_LIMIT_CNFG
DPLL_FREQ_SOFT_LIMIT_CNFG
INTERRUPTS3_ENABLE_CNFG
DPLL locking.
can not be locked.
T4_T0_REG_SEL_CNFG
The selected input clock with a phase lock alarm is disqualified for T0
Note that no phase lock alarm is raised if the T4 selected input clock
INPUT_MODE_CNFG
INTERRUPTS3_STS
• Be cleared when a ‘1’ is written to the corresponding
• Be cleared after the period (= TIME_OUT_VALUE[5:0] X
IN1_IN2_DIFF_STS
OPERATING_STS
INn_CMOS_PH_LOCK_ALARM
ALARM bit;
MULTI_FACTOR[1:0] in second) which starts from when the
alarm is raised.
Register
/
INn_DIFF_PH_LOCK_
Address (Hex)
December 3, 2008
67, 66
44, 47
5B *
5A *
52
65
0F
12
08
45
09
07
WAN PLL