ADV7341BSTZ Analog Devices Inc, ADV7341BSTZ Datasheet - Page 100

• Manufacturer Part Number: ADV7341BSTZ
• Manufacturer: Analog Devices Inc

Specifications of ADV7341BSTZ

• Number Of Dac's: 6
• Adc/dac Resolution: 12b
• Screening Level: Industrial
• Package Type: LQFP
• Pin Count: 64
• Lead Free Status / RoHS Status: Compliant

ADV7340/ADV7341
ENHANCED DEFINITION
Table 86. ED Configuration Scripts
Input Format
525p at 59.94 Hz
525p at 59.94 Hz
525p at 59.94 Hz
525p at 59.94 Hz
525p at 59.94 Hz
525p at 59.94 Hz
525p at 59.94 Hz
525p at 59.94 Hz
525p at 59.94 Hz
525p at 59.94 Hz
525p at 59.94 Hz
525p at 59.94 Hz
525p at 59.94 Hz
625p at 50 Hz
625p at 50 Hz
625p at 50 Hz
625p at 50 Hz
625p at 50 Hz
625p at 50 Hz
625p at 50 Hz
625p at 50 Hz
625p at 50 Hz
625p at 50 Hz
625p at 50 Hz
625p at 50 Hz
625p at 50 Hz
1
Table 87. 10-Bit 525p YCrCb In (EAV/SAV), YPrPb Out
Subaddress
0x17
0x00
0x01
0x30
0x31
0x33
SDR = single data rate. DDR = dual data rate.
Setting
0x02
0x1C
0x20
0x04
0x01
0x6C
Input Data Width
10-bit DDR
10-bit DDR
10-bit DDR
10-bit DDR
20-bit SDR
20-bit SDR
20-bit SDR
20-bit SDR
30-bit SDR
30-bit SDR
30-bit SDR
30-bit SDR
30-bit SDR
10-bit DDR
10-bit DDR
10-bit DDR
10-bit DDR
20-bit SDR
20-bit SDR
20-bit SDR
20-bit SDR
30-bit SDR
30-bit SDR
30-bit SDR
30-bit SDR
30-bit SDR
Description
Software reset.
All DACs enabled. PLL enabled (8×).
ED-DDR input mode. Luma data
clocked on falling edge of CLKIN.
525p at 59.94 Hz. EAV/SAV synchro-
nization. EIA-770.2 output levels.
Pixel data valid.
10-bit input enabled.
1
Synchronization Format
EAV/SAV
HSYNC / VSYNC
EAV/SAV
HSYNC / VSYNC
EAV/SAV
HSYNC / VSYNC
EAV/SAV
HSYNC / VSYNC
EAV/SAV
HSYNC / VSYNC
EAV/SAV
HSYNC / VSYNC
HSYNC / VSYNC
EAV/SAV
HSYNC / VSYNC
EAV/SAV
HSYNC / VSYNC
EAV/SAV
HSYNC / VSYNC
EAV/SAV
HSYNC / VSYNC
EAV/SAV
HSYNC / VSYNC
EAV/SAV
HSYNC / VSYNC
HSYNC / VSYNC
Rev. A | Page 100 of 108
Input Color Space
YCrCb
YCrCb
YCrCb
YCrCb
YCrCb
YCrCb
YCrCb
YCrCb
YCrCb
YCrCb
YCrCb
YCrCb
RGB
YCrCb
YCrCb
YCrCb
YCrCb
YCrCb
YCrCb
YCrCb
YCrCb
YCrCb
YCrCb
YCrCb
YCrCb
RGB
Table 88. 10-Bit 525p YCrCb In, YPrPb Out
Subaddress
0x17
0x00
0x01
0x30
0x31
0x33
0x02
0x1C
0x20
0x00
0x01
0x6C
Setting
Output Color Space
YPrPb
YPrPb
RGB
RGB
YPrPb
YPrPb
RGB
RGB
YPrPb
YPrPb
RGB
RGB
RGB
YPrPb
YPrPb
RGB
RGB
YPrPb
YPrPb
RGB
RGB
YPrPb
YPrPb
RGB
RGB
RGB
Description
Software reset.
All DACs enabled. PLL enabled (8×).
ED-DDR input mode. Luma data
clocked on falling edge of CLKIN.
525p at 59.94 Hz. HSYNC/VSYNC
synchronization. EIA-770.2 output
levels.
Pixel data valid.
10-bit input enabled.
Table Number
Table 87
Table 88
Table 89
Table 90
Table 91
Table 92
Table 93
Table 94
Table 95
Table 96
Table 97
Table 98
Table 99
Table 100
Table 101
Table 102
Table 103
Table 104
Table 105
Table 106
Table 107
Table 108
Table 109
Table 110
Table 111
Table 112