QT2032-EKG-1A2 Applied Micro Circuits Corporation, QT2032-EKG-1A2 Datasheet - Page 34
![no-image](/images/manufacturer_photos/0/0/70/applied_micro_circuits_corporation_sml.jpg)
QT2032-EKG-1A2
Manufacturer Part Number
QT2032-EKG-1A2
Description
Manufacturer
Applied Micro Circuits Corporation
Datasheet
1.QT2032-EKG-1A2.pdf
(220 pages)
Specifications of QT2032-EKG-1A2
Lead Free Status / RoHS Status
Supplier Unconfirmed
- Current page: 34 of 220
- Download datasheet (3Mb)
QT2022/32 - Data Sheet: DS3051
6.2.5 VCXO PLL Implementation Recommendations
VCXO PLL Pin Settings
Recommended pin settings for each potential application of the VCXO PLL are listed in Table 6 on page 34.
Table 6:
1.
6.2.6 VCXO Usage for QT2032 in LAN Mode
Usage of an external VCXO is not supported in LAN mode. When a VCXO is implemented and the chip is switched
to LAN mode, the VCXO must be disabled by setting pin VCXOB=1. If external control to the VXCOB pin is not
available, the polarity of the pin logic can be inverted. This is accomplished by setting MDIO register bit
1.D003h.9=1.
Control of the operating mode (WAN or LAN) is described in Section 8.3.1 on page 59.
34
No
No
Yes
Yes
Yes
Yes
Yes
Yes
If no SREFCLK is implemented, and 20ppm operation for SONET applications is required, then the VCXO will likely need to be tem-
perature-compensated.
VCXO PLL Control Pin Settings
Implementation
155.52
622.08
155.52
155.52
622.08
622.08
No source
No source
1
1
AppliedMicro - Confidential & Proprietary
x
x
155.52
622.08
155.52
622.08
155.52
622.08
1
1
0
0
0
0
0
0
x
x
0
0
0
0
1
1
QT2032 Pin Settings
0
1
0
0
1
1
0
1
x
x
0
1
0
1
0
1
Revision 5.11