S1D13700F01A100 Epson, S1D13700F01A100 Datasheet - Page 114

no-image

S1D13700F01A100

Manufacturer Part Number
S1D13700F01A100
Description
Display Drivers LCD CONTROLLER
Manufacturer
Epson
Datasheet

Specifications of S1D13700F01A100

Operating Temperature (min)
-40C
Operating Temperature (max)
85C
Operating Temperature Classification
Industrial
Package Type
TQFP
Pin Count
80
Mounting
Surface Mount
Operating Supply Voltage (min)
2.7V
Lead Free Status / Rohs Status
Supplier Unconfirmed

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
S1D13700F01A100
Manufacturer:
MTK
Quantity:
5 000
Part Number:
S1D13700F01A100
Manufacturer:
Epson Electronics America Inc-Semiconductor Div
Quantity:
10 000
Part Number:
S1D13700F01A100
Manufacturer:
EPSON/爱普生
Quantity:
20 000
S1D13705F00A PROGRAMMING NOTES
AND EXAMPLES (X27A-G-002-01)
3. Enable SwivelView mode.
The display is now configured for SwivelView mode use. Offset zero into display memory will
corresponds to the upper left corner of the display. The only item to keep in mind is that the count
from the first pixel of one line to the first pixel of the next line (referred to as the “stride”) is 128
bytes.
Example 7
Enable alternate SwivelView mode for a 320x240 panel at 4 bpp.
Note: As we have to perform a frame rate calculation for this mode we need to know the following
As in the previous example, before switching to SwivelView mode, display memory should be
cleared. Images in display memory are not rotated automatically by hardware and the garbled image
would be visible for a short period of time if video memory is not cleared.
1. Calculate and set the Screen 1 Start Word Address register.
2. Calculate the Line Byte Count.
3. Enable SwivelView mode.
4. Recalculate the frame rate dependents.
This example assumes the alternate SwivelView mode scheme. In this scheme, without touching the
Pixel Clock Select bits the PCLK value will be equal to CLK/2.
These examples don’t use the Pixel Clock Select bits. The ability to divide the PCLK value down
further than the default values was added to the S1D13705 to support hardware SwivelView mode
on very small panels.
The Pixel Clock value has changed so we must calculate horizontal and vertical non-display times to
reach the desired frame rate. Rather than perform the frame rate calculations here I will refer the
reader to the frame rate calculations in “2.3 Frame Rate Calculation” on page 2-3 and simply
“arrive” at the following:
Horizontal Non-Display Period = 88h
Vertical Non-Display Period = 03h
Plugging the values into the frame rate calculations yields:
LineByteCount = Width BitsPerPixel / 8 = 256 4 / 8 = 128 = 80h.
Set the Line Byte Count (REG[1C]) to 80h.
This example uses the default SwivelView mode scheme. If we do not change the SwivelView
Mode Pixel Clock Select bits then we will not have to recalculate the non-display timings to
correct the frame rate.
Write 80h to the SwivelView Mode Register (REG[1Bh]).
OffsetBytes = (Width BitsPerPixel / 8) - 1 = (240 4 / 8) - 1 = 119 = 0077h
Set Screen1 Display Start Word Address LSB (REG [0Ch]) to 77h and Screen1 Display Start
Word Address MSB (REG[0Dh]) to 00h.
LineByteCount = Width BitsPerPixel / 8 = 240 4 / 8 = 120 = 78h.
Set the Line Byte Count (REG[1C]) to 78h.
This example uses the alternate SwivelView mode scheme. We will not change the MCLK
Autoswitch or Pixel Clock Select settings.
Write C0h to the SwivelView Mode register (REG[1Bh])
panel characteristics: 320
240 8-bit color to be run at 80 Hz with a 16 MHz input clock.
EPSON
7: HARDWARE ROTATION
2-29

Related parts for S1D13700F01A100