AFS600-FGG256 Actel, AFS600-FGG256 Datasheet - Page 168

FPGA - Field Programmable Gate Array 600K System Gates

AFS600-FGG256

Manufacturer Part Number
AFS600-FGG256
Description
FPGA - Field Programmable Gate Array 600K System Gates
Manufacturer
Actel
Datasheet

Specifications of AFS600-FGG256

Processor Series
AFS600
Core
IP Core
Maximum Operating Frequency
1098.9 MHz
Number Of Programmable I/os
119
Data Ram Size
110592
Supply Voltage (max)
1.575 V
Maximum Operating Temperature
+ 70 C
Minimum Operating Temperature
0 C
Development Tools By Supplier
AFS-Eval-Kit, AFS-BRD600, FlashPro 3, FlashPro Lite, Silicon-Explorer II, Silicon-Sculptor 3, SI-EX-TCA
Mounting Style
SMD/SMT
Supply Voltage (min)
1.425 V
Number Of Gates
600 K
Package / Case
FPBGA-256
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AFS600-FGG256
Manufacturer:
Actel
Quantity:
135
Part Number:
AFS600-FGG256
Manufacturer:
Microsemi SoC
Quantity:
10 000
Part Number:
AFS600-FGG256
Manufacturer:
ACTEL/爱特
Quantity:
20 000
Part Number:
AFS600-FGG256I
Manufacturer:
Microsemi SoC
Quantity:
10 000
Part Number:
AFS600-FGG256K
Manufacturer:
Microsemi SoC
Quantity:
10 000
Device Architecture
Figure 2-108 • Example of Implementation of Skew Circuits in Bidirectional Transmission Systems Using
Figure 2-109 • Timing Diagram (bypasses skew circuit)
2- 15 2
Skew or
Bypass
Skew
Transmitter 1: OFF
Transmitter 2: ON
ENABLE(t1)
Transmitter 1: Fusion I/O
At the system level, the skew circuit can be used in applications where transmission activities on
bidirectional data lines need to be coordinated. This circuit, when selected, provides a timing margin that
can prevent bus contention and subsequent data loss or transmitter overstress due to transmitter-to-
transmitter current shorts.
bidirectional communication system.
110 on page 2-153
Fusion Devices
ENABLE (t2)
ENABLE (r1)
ENABLE (t1)
EN(r1)
EN (b1)
EN (b2)
Delay (t1)
Routing
shows how it can be avoided with the skew circuit.
EN(b1)
Contention
Figure 2-108
Bus
Transmitter 1: ON
Bidirectional Data Bus
Transmitter
ENABLE/
DISABLE
Figure 2-109
presents an example of the skew circuit implementation in a
Transmitter 2: OFF
R e visio n 1
shows how bus contention is created, and
EN(b2)
Transmitter 2: Generic I/O
Transmitter 1: OFF
Delay (t2)
Routing
ENABLE(t2)
Figure 2-

Related parts for AFS600-FGG256