HD64F3048BF25 Renesas Electronics America, HD64F3048BF25 Datasheet - Page 386

IC H8 MCU FLASH 128K 100QFP

HD64F3048BF25

Manufacturer Part Number
HD64F3048BF25
Description
IC H8 MCU FLASH 128K 100QFP
Manufacturer
Renesas Electronics America
Series
H8® H8/300Hr
Datasheet

Specifications of HD64F3048BF25

Core Processor
H8/300H
Core Size
16-Bit
Speed
8MHz
Connectivity
SCI, SmartCard
Peripherals
DMA, PWM, WDT
Number Of I /o
70
Program Memory Size
128KB (128K x 8)
Program Memory Type
FLASH
Ram Size
4K x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Data Converters
A/D 8x10b; D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 75°C
Package / Case
100-QFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD64F3048BF25
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
HD64F3048BF25V
Manufacturer:
RENESAS/PBF
Quantity:
2 631
Part Number:
HD64F3048BF25V
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Section 10 16-Bit Integrated Timer Unit (ITU)
Complementary PWM Mode
Channels 3 and 4 are paired for three-phase PWM output with non-overlapping complementary
waveforms. When complementary PWM mode is selected GRA3, GRB3, GRA4, and GRB4
automatically function as output compare registers, and TIOCA
TIOCB
counters.
Phase Counting Mode
The phase relationship between two clock signals input at TCLKA and TCLKB is detected and
TCNT2 counts up or down accordingly. When phase counting mode is selected TCLKA and
TCLKB become clock input pins and TCNT2 operates as an up/down-counter.
Buffering
Rev. 3.00 Sep 27, 2006 page 358 of 872
REJ09B0325-0300
If the general register is an output compare register
When compare match occurs the buffer register value is transferred to the general register.
If the general register is an input capture register
When input capture occurs the TCNT value is transferred to the general register, and the
previous general register value is transferred to the buffer register.
Complementary PWM mode
The buffer register value is transferred to the general register when TCNT3 and TCNT4
change counting direction.
Reset-synchronized PWM mode
The buffer register value is transferred to the general register at GRA3 compare match.
4
, and TOCXB
4
function as PWM output pins. TCNT3 and TCNT4 operate as up/down-
3
, TIOCB
3
, TIOCA
4
, TOCXA
4
,

Related parts for HD64F3048BF25