HD64F3048BF25 Renesas Electronics America, HD64F3048BF25 Datasheet - Page 256

IC H8 MCU FLASH 128K 100QFP

HD64F3048BF25

Manufacturer Part Number
HD64F3048BF25
Description
IC H8 MCU FLASH 128K 100QFP
Manufacturer
Renesas Electronics America
Series
H8® H8/300Hr
Datasheet

Specifications of HD64F3048BF25

Core Processor
H8/300H
Core Size
16-Bit
Speed
8MHz
Connectivity
SCI, SmartCard
Peripherals
DMA, PWM, WDT
Number Of I /o
70
Program Memory Size
128KB (128K x 8)
Program Memory Type
FLASH
Ram Size
4K x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Data Converters
A/D 8x10b; D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 75°C
Package / Case
100-QFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD64F3048BF25
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
HD64F3048BF25V
Manufacturer:
RENESAS/PBF
Quantity:
2 631
Part Number:
HD64F3048BF25V
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Section 8 DMA Controller
Table 8.8
Register
Legend:
MAR: Memory address register
IOAR: I/O address register
ETCR: Execute transfer count register
In repeat mode ETCRH is used as the transfer counter while ETCRL holds the initial transfer
count. ETCRH is decremented by 1 at each transfer until it reaches H'00, then is reloaded from
ETCRL. MAR is also restored to its initial value, which is calculated from the DTSZ and DTID
bits in DTCR. Specifically, MAR is restored as follows:
ETCRH and ETCRL should be initially set to the same value.
In repeat mode transfers continue until the CPU clears the DTE bit to 0. After DTE is cleared to 0,
if the CPU sets DTE to 1 again, transfers resume from the state at which DTE was cleared. No
CPU interrupt is requested.
Rev. 3.00 Sep 27, 2006 page 228 of 872
REJ09B0325-0300
23
23
All 1s
MAR
MAR
Register Functions in Repeat Mode
MAR – (–1)
7
7
ETCRH
7
ETCRL
IOAR
0
0
0
0
DTID
Activated by
SCI0 Receive-
Data-Full
Interrupt
Destination
address
register
Source
address
register
Transfer
counter
Initial transfer
count
· 2
DTSZ
Function
· ETCRL
Other
Activation
Source
address
register
Destination
address
register
Transfer
counter
Initial transfer
count
Initial Setting
Destination or
source address
Source or
destination
address
Number of
transfers
Number of
transfers
Operation
Incremented or
decremented at
each transfer
until H'0000,
then restored to
initial value
Held fixed
Decremented
once per
transfer until
H'0000 is
reached, then
reloaded from
ETCRL
Held fixed

Related parts for HD64F3048BF25