EP9312-IBZ Cirrus Logic Inc, EP9312-IBZ Datasheet - Page 660

• Manufacturer Part Number: EP9312-IBZ
• Description: IC ARM920T MCU 200MHZ 352-PBGA
• Manufacturer: Cirrus Logic Inc
• Series: EP9r

Specifications of EP9312-IBZ

• Core Size: 16/32-Bit
• Package / Case: 352-BGA
• Core Processor: ARM9
• Speed: 200MHz
• Connectivity: EBI/EMI, EIDE, Ethernet, I²C, IrDA, Keypad/Touchscreen, SPI, UART/USART, USB
• Peripherals: AC'97, DMA, I&sup2:S, LCD, LED, MaverickKey, POR, PWM, WDT
• Number Of I /o: 16
• Program Memory Type: ROMless
• Ram Size: 32K x 8
• Voltage - Supply (vcc/vdd): 1.65 V ~ 3.6 V
• Data Converters: A/D 8x12b
• Oscillator Type: External
• Operating Temperature: -40°C ~ 85°C
• Controller Family/series: (ARM9)
• A/d Converter: 12 Bits
• No. Of I/o Pins: 65
• Clock Frequency: 200MHz
• Processor Series: EP93xx
• Core: ARM920T
• Data Bus Width: 32 bit
• 3rd Party Development Tools: MDK-ARM, RL-ARM, ULINK2
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Program Memory Size: -
• Lead Free Status / Rohs Status: Details
• Other names: 598-1260

21
21-4
I
EP93xx User’s Guide
2
S Controller
When the right sample is loaded into the shift register, the I
and right stereo samples from the 2
shift register in the same manner as above, FIFO location 3 is read and so on. After samples
15 and 16 (FIFO location 7) are taken from the FIFO, the FIFO read pointer will wrap around
to location 0 and continue as before as long as the channel is enabled. If the I
disabled at any point, all FIFO locations are zeroed and the FIFO write and read pointers are
reset.
If the transmit channel corresponding to the FIFO is disabled, the I
transmitting the current sample that is in the shift register. The data in the FIFO is not touched
and the FIFO read and write pointers stay as they are. Upon re-enabling the channel, the I
controller will advance the FIFO pointer, read the left and right stereo samples, and transmit
them. The effect of this is that the data currently residing in the holding registers at the time
the channel is disabled is lost.
To end transmission of data completely while there is data in the FIFO, first disable the
corresponding channel. This action will ensure that the channels state machines are reset.
The next step should be to disable the I
reset. Any samples currently in the FIFO will be lost as a result.
3. Enable the I
these two words will occupy positions 0 and 1 in the FIFO. The FIFO now contains one
complete left / right stereo sample. The words written by the programmer must always
be right justified when writing 16-bit and 24-bit values.
I2STX0Rt registers respectively, these words are loaded into the FIFO and will occupy
positions 2 and 3. Subsequent writes will fill positions 4 and 5 and so on. The FIFO full
flag is set when all 8 FIFO locations are filled by left / right sample pairs.
the new samples are ignored and the FIFO overflow flag is set. (See “Register
Descriptions” on page 448 on clearing this flag.) None of the existing FIFO locations are
overwritten.
“I
stereo data from the 1st FIFO location are read by the I
separate left and right holding registers. The left holding register is parallel loaded into a
shift register and is serially shifted out the I
timed on the I
holding register is parallel loaded into the shift register and is serially shifted out the I
sdo0 line.
are taken from the holding registers and loaded into the shift register. The upper bits are
ignored by the I
If the programmer writes another left and right stereo sample to the I2STX0Lft and
If an attempt is made to write another left / right stereo pair to the FIFO while it is full,
Once the FIFO has been loaded, the channel enable I2STX0En one-bit register (see
If the I
2
S TX Register Descriptions” on page
2
S controller is programmed to transmit 16 or 24 bit words, the lower 16 or 24 bits
2
S transmit channel
2
S audio word and bit clock. Once the left sample is shifted out, the right
2
S controller.
Copyright 2007 Cirrus Logic
nd
FIFO location. After these have been loaded into the
2
S controller, which will result in the FIFO’s being
21-13) is set. At this point, both the left and right
2
S sdo0 data line. This shifting out process is
2
S controller reads the next left
2
S controller and copied into
2
S controller will stop
2
S controller is
DS785UM1
2
2
S
S