EP9312-IBZ Cirrus Logic Inc, EP9312-IBZ Datasheet - Page 401

• Manufacturer Part Number: EP9312-IBZ
• Description: IC ARM920T MCU 200MHZ 352-PBGA
• Manufacturer: Cirrus Logic Inc
• Series: EP9r

Specifications of EP9312-IBZ

• Core Size: 16/32-Bit
• Package / Case: 352-BGA
• Core Processor: ARM9
• Speed: 200MHz
• Connectivity: EBI/EMI, EIDE, Ethernet, I²C, IrDA, Keypad/Touchscreen, SPI, UART/USART, USB
• Peripherals: AC'97, DMA, I&sup2:S, LCD, LED, MaverickKey, POR, PWM, WDT
• Number Of I /o: 16
• Program Memory Type: ROMless
• Ram Size: 32K x 8
• Voltage - Supply (vcc/vdd): 1.65 V ~ 3.6 V
• Data Converters: A/D 8x12b
• Oscillator Type: External
• Operating Temperature: -40°C ~ 85°C
• Controller Family/series: (ARM9)
• A/d Converter: 12 Bits
• No. Of I/o Pins: 65
• Clock Frequency: 200MHz
• Processor Series: EP93xx
• Core: ARM920T
• Data Bus Width: 32 bit
• 3rd Party Development Tools: MDK-ARM, RL-ARM, ULINK2
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Program Memory Size: -
• Lead Free Status / Rohs Status: Details
• Other names: 598-1260

DS785UM1
10.1.9 Internal M2P/P2M DMA Functional Description
10.1.9.1 Internal M2P/P2M DMA Buffer Control Finite State Machine
The data received on each of the five peripheral receive DMA Rx Data buses is transferred
into an internal receive packer unit. The packer unit is used to convert the byte-wide data
received from the peripheral into words to be transferred over the system bus to the memory.
The packer unit stores 4 words (one quad-word) of data, which is the size of the burst
transfers to and from memory over the system bus. Provision for the memory access latency
is provided by FIFOs within the peripheral. The size of the FIFOs can be selected as
appropriate for the data rate generated by the peripheral.
Transmit data is fetched from system memory by the AHB master interface and placed into
the transmit un-packer. The transmit un-packer converts the quad-word burst of DMA data
into byte data for transmission over the transmit peripheral DMA bus. The transmit un-packer
contains 4 words (one quad-word) of storage. Additional latency is provided by FIFOs within
the peripheral, the size of which can be selected as appropriate for the peripheral.
The number of data transfers over the peripheral DMA bus (that is, the number of bytes) are
counted by packer/un-packer unit. If the number of bytes transferred reaches the
MaxTransfer count, the appropriate RxTC/TxTC signal is asserted causing the flush to
memory of data from a packer unit, and the invalidation of any data remaining in an un-
packer unit.
Each DMA internal M2P/P2M channel is controlled by a finite state machine (FSM) which
determines whether the channel is transferring data, and whether it is currently generating an
interrupt.
Write
Base Address
DMA_NEXT
DISABLE
CE.ABORT.ICE
Figure 10-1. DMA M2P/P2M Finite State Machine
CE.ICE.ABORT
Buffer End or
Copyright 2007 Cirrus Logic
DISABLE
DMA_IDLE
DMA_ON
Buffer End or
DISABLE
CE.ICE
ENABLE
DMA_STALL
Write Base
Address
EP93xx User’s Guide
DMA Controller
10-7
10