MC812A4CPVE8 Freescale Semiconductor, MC812A4CPVE8 Datasheet - Page 37

• Manufacturer Part Number: MC812A4CPVE8
• Description: IC MCU 16BIT EEPROM 4K 112-LQFP
• Manufacturer: Freescale Semiconductor
• Series: HC12r

Specifications of MC812A4CPVE8

• Core Processor: CPU12
• Core Size: 16-Bit
• Speed: 8MHz
• Connectivity: SCI, SPI
• Peripherals: POR, WDT
• Number Of I /o: 83
• Program Memory Size: 4KB (4K x 8)
• Program Memory Type: EEPROM
• Ram Size: 1K x 8
• Voltage - Supply (vcc/vdd): 4.5 V ~ 5.5 V
• Data Converters: A/D 8x8b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 112-LQFP
• Processor Series: HC812A
• Core: HC12
• Data Bus Width: 16 bit
• Data Ram Size: 1 KB
• Interface Type: SCI, SPI
• Maximum Clock Frequency: 8 MHz
• Number Of Programmable I/os: 91
• Number Of Timers: 8
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• Minimum Operating Temperature: - 40 C
• On-chip Adc: 8 bit, 8 Channel
• Controller Family/series: 68HC12
• No. Of I/o's: 91
• Eeprom Memory Size: 4KB
• Ram Memory Size: 1KB
• Cpu Speed: 8MHz
• No. Of Timers: 1
• Rohs Compliant: Yes
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Lead Free Status / Rohs Status: Details

Freescale Semiconductor
$008A
$008B
$008C
$008D
$008E
$008F
$0086
$0087
$0088
$0089
$0090
$0091
$0092
Addr.
Timer Channel 0 Register
Timer Channel 0 Register
Timer Channel 1 Register
Timer Mask Register 1
Timer Mask Register 2
Timer System Control
Timer Flag Register 1
Timer Flag Register 2
Register Name
Register 1 (TCTL1)
Register 2 (TCTL2)
Register 3 (TCTL3)
Register 4 (TCTL4)
Register (TSCR)
See page 127.
See page 129.
See page 129.
See page 130.
See page 130.
See page 130.
See page 131.
See page 132.
See page 132.
See page 133.
See page 133.
See page 133.
Timer Control
Timer Control
Timer Control
Timer Control
High (TC0H)
High (TC1H)
Low (TC0L)
Reserved
(TMSK1)
(TMSK2)
(TFLG1)
(TFLG2)
Reset:
Reset:
Reset:
Reset:
Reset:
Reset:
Reset:
Reset:
Reset:
Reset:
Reset:
Reset:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Figure 2-1. Register Map (Sheet 9 of 14)
EDG7B
EDG3B
Bit 15
Bit 15
Bit 7
OM7
OM3
TEN
C7F
TOF
Bit 7
TOI
C7I
R
0
0
0
0
0
0
0
0
0
0
0
0
MC68HC812A4 Data Sheet, Rev. 7
= Unimplemented
EDG7A
EDG3A
TSWAI
Bit 14
Bit 14
Bit 6
OL7
OL3
C6F
C6I
R
6
0
0
0
0
0
0
0
0
0
0
0
0
0
0
TSBCK
EDG6B
EDG2B
PUPT
Bit 13
Bit 13
OM6
OM2
Bit 5
C5F
C5I
R
5
0
0
0
0
0
0
1
0
0
0
0
0
0
EDG6A
EDG2A
TFFCA
RDPT
Bit 12
Bit 12
Bit 4
OL6
OL2
C4F
C4I
R
R
4
0
0
0
0
0
0
1
0
0
0
0
0
0
= Reserved
EDG5B
EDG1B
TCRE
Bit 11
Bit 11
OM5
OM1
C3F
Bit 3
C3I
R
3
0
0
0
0
0
0
0
0
0
0
0
0
0
0
EDG5A
EDG1A
Bit 10
Bit 10
PR2
Bit 2
OL5
OL1
C2F
C2I
R
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
U = Unaffected
EDG4B
EDG0B
OM4
OM0
Bit 9
Bit 1
Bit 9
PR1
C1F
C1I
R
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Register Map
EDG4A
EDG0A
Bit 0
Bit 8
Bit 0
Bit 8
OL4
OL0
PR0
C0F
C0I
R
0
0
0
0
0
0
0
0
0
0
0
0
0
0
37