MC812A4CPVE8 Freescale Semiconductor, MC812A4CPVE8 Datasheet - Page 111

IC MCU 16BIT EEPROM 4K 112-LQFP

MC812A4CPVE8

Manufacturer Part Number
MC812A4CPVE8
Description
IC MCU 16BIT EEPROM 4K 112-LQFP
Manufacturer
Freescale Semiconductor
Series
HC12r
Datasheet

Specifications of MC812A4CPVE8

Core Processor
CPU12
Core Size
16-Bit
Speed
8MHz
Connectivity
SCI, SPI
Peripherals
POR, WDT
Number Of I /o
83
Program Memory Size
4KB (4K x 8)
Program Memory Type
EEPROM
Ram Size
1K x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Data Converters
A/D 8x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
112-LQFP
Processor Series
HC812A
Core
HC12
Data Bus Width
16 bit
Data Ram Size
1 KB
Interface Type
SCI, SPI
Maximum Clock Frequency
8 MHz
Number Of Programmable I/os
91
Number Of Timers
8
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Minimum Operating Temperature
- 40 C
On-chip Adc
8 bit, 8 Channel
Controller Family/series
68HC12
No. Of I/o's
91
Eeprom Memory Size
4KB
Ram Memory Size
1KB
Cpu Speed
8MHz
No. Of Timers
1
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Lead Free Status / Rohs Status
 Details

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC812A4CPVE8
Manufacturer:
MOTOLOLA
Quantity:
672
Part Number:
MC812A4CPVE8
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC812A4CPVE8
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
MC812A4CPVE80
Quantity:
5 510
Part Number:
MC812A4CPVE80
Manufacturer:
SHARP
Quantity:
5 510
Chapter 11
Phase-Lock Loop (PLL)
11.1 Introduction
The phase-lock loop (PLL) allows slight adjustments in the frequency of the MCU. The smallest increment
of adjustment is ± 9.6 kHz to the output frequency (F
(OSCXTAL) and a reference divider set to 1750.
clock module and
11.2 Block Diagram
Freescale Semiconductor
TO MODULES
XTAL PIN
MCLK
Figure 11-2
MODULE CLOCK
OSCILLATOR
MCS[B:A]
DIVIDER
TO MPU
provides a register map.
EXTAL PIN
Figure 11-1. PLL Block Diagram
MC68HC812A4 Data Sheet, Rev. 7
TO CPU
OUT-OF-LOCK
REFERENCE
DETECTOR
RDV[11:0]
DIVIDER
LCKF
ECLK
PCLK
TCLK
Figure 11-1
Out
f
ECLK & PCLK
GENERATOR
GENERATOR
Reference
) rate assuming an input clock of 16.8 MHz
TCLK
shows the PLL dividers and a portion of the
DETECTOR
SYSCLK
LDV[11:0]
DIVIDER
PHASE
LOOP
f
Loop
SEE
LOOP FILTER
PLLON
÷ 2
Table 11-1
UP
DOWN
PLLS
C
R
S
BASE CLOCK
S
BCS[C:B:A]
DIVIDER
V
MUX
DDPLL
CHARGE
PUMP
VCO
MUXCLK
XFC
PIN
C
P
111

Related parts for MC812A4CPVE8