T89C51CC01CA-7CTIM Atmel, T89C51CC01CA-7CTIM Datasheet - Page 104

IC 8051 MCU FLASH 32K 64BGA

T89C51CC01CA-7CTIM

Manufacturer Part Number
T89C51CC01CA-7CTIM
Description
IC 8051 MCU FLASH 32K 64BGA
Manufacturer
Atmel
Series
AT89C CANr

Specifications of T89C51CC01CA-7CTIM

Core Processor
8051
Core Size
8-Bit
Speed
40MHz
Connectivity
CAN, UART/USART
Peripherals
POR, PWM, WDT
Number Of I /o
34
Program Memory Size
32KB (32K x 8)
Program Memory Type
FLASH
Eeprom Size
2K x 8
Ram Size
1.25K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 5.5 V
Data Converters
A/D 8x10b
Oscillator Type
External
Operating Temperature
-40°C ~ 85°C
Package / Case
64-BGA
For Use With
AT89STK-06 - KIT DEMOBOARD 8051 MCU W/CAN
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
T89C51CC01CA7CTIM

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
T89C51CC01CA-7CTIM
Manufacturer:
Atmel
Quantity:
10 000
104
A/T89C51CC01
Table 71. CANBT2 Register
CANBT2 (S:B5h)
CAN Bit Timing Registers 2
Note:
No default value after reset.
Number
Bit
6-5
3-1
7
-
7
4
0
The CAN controller bit timing registers must be accessed only if the CAN controller is dis-
abled with the ENA bit of the CANGCON register set to 0.
See Figure 48.
Bit Mnemonic Description
SJW 1
SJW1:0
PRS2:0
6
-
-
-
SJW 0
Reserved
The value read from this bit is indeterminate. Do not set this bit.
Re-synchronization Jump Width
To compensate for phase shifts between clock oscillators of different bus
controllers, the controller must re-synchronize on any relevant signal edge of
the current transmission.
The synchronization jump width defines the maximum number of clock cycles.
A bit period may be shortened or lengthened by a re-synchronization.
Reserved
The value read from this bit is indeterminate. Do not set this bit.
Programming Time Segment
This part of the bit time is used to compensate for the physical delay times
within the network. It is twice the sum of the signal propagation time on the
bus line, the input comparator delay and the output driver delay.
Reserved
The value read from this bit is indeterminate. Do not set this bit.
5
4
-
Tsjw = Tscl x (SJW [1..0] +1)
Tprs = Tscl x (PRS[2..0] + 1)
PRS 2
3
PRS 1
2
PRS 0
1
4129N–CAN–03/08
0
-

Related parts for T89C51CC01CA-7CTIM