pnx1700 NXP Semiconductors, pnx1700 Datasheet - Page 795

no-image

pnx1700

Manufacturer Part Number
pnx1700
Description
Connected Media Processor
Manufacturer
NXP Semiconductors
Datasheet
Philips Semiconductors
Volume 1 of 1
PNX17XX_SER_1
Preliminary data sheet
Figure 2:
Figure 3:
memory address A
Indexed Formats
16-Bit Pixel-Packed Formats
memory address A
left-most pixel (group)
left-most pixel
3.2 16-Bit Pixel-Packed Formats
3.3 32-Bit Pixel-Packed Formats
Indexed formats are accepted by the QVCP and MBS. The 2D Drawing Engine
supports 8 bpp indexed as a frame buffer format, but supports no other indexed
variants.
The 16-bit native formats are RGBa 4444, RGBa 4534 and RGB 565.
Figure 3
always the same when performing 16-bit load/store instructions, regardless of system
endian mode. Adjacent pixels have left-to-right increasing memory addresses.
16-bit formats are accepted and produced by the QVCP, VIP, MBS and the 2D
Drawing Engine.
The 32-bit formats include RGBa 8888 and YUVa 4:4:4 with an 8-bit per pixel alpha.
Figure 4
This view is independent of system endian mode. Left-to-right pixels have increasing
memory addresses.
shows the “software view” of these formats. The CPU register layout is
shows the “software view,” resulting from a 32-bit load into a CPU register.
memory address A+1
next pixel (group)
Rev. 1 — 17 March 2006
15
15
15
memory address A+2
alpha
alpha
R
. . . . . .
12 11
12 11
11
10
R
R
next pixel
7
i1
7
7
7
16 bit
memory address A+k
i1
right-most pixel (group)
i2 i3 i4 i5 i6 i7 i8
8
G
i1
7
7
i2
1 byte
6
G
i
G
© Koninklijke Philips Electronics N.V. 2006. All rights reserved.
5
i3
Chapter 28: Pixel Formats
4
4
4
PNX17xx Series
i2
3
3
i4
B
0
0
0
0
B
1 bpp index
2 bpp index
4 bpp index
8 bpp index
B
0
0
0
RGBa 4444
RGBa 4534
RGB 565
28-4

Related parts for pnx1700