EP1S10F484I6 Altera, EP1S10F484I6 Datasheet - Page 789

IC STRATIX FPGA 10K LE 484-FBGA

EP1S10F484I6

Manufacturer Part Number
EP1S10F484I6
Description
IC STRATIX FPGA 10K LE 484-FBGA
Manufacturer
Altera
Series
Stratix®r
Datasheets

Specifications of EP1S10F484I6

Number Of Logic Elements/cells
10570
Number Of Labs/clbs
1057
Total Ram Bits
920448
Number Of I /o
335
Voltage - Supply
1.425 V ~ 1.575 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
484-FBGA
Family Name
Stratix
Number Of Logic Blocks/elements
10570
# I/os (max)
335
Frequency (max)
450.05MHz
Process Technology
0.13um (CMOS)
Operating Supply Voltage (typ)
1.5V
Logic Cells
10570
Ram Bits
920448
Operating Supply Voltage (min)
1.425V
Operating Supply Voltage (max)
1.575V
Operating Temp Range
-40C to 100C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
484
Package Type
FC-FBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Lead Free Status / Rohs Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP1S10F484I6
Manufacturer:
ALTERA
Quantity:
3 000
Part Number:
EP1S10F484I6
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP1S10F484I6
Manufacturer:
ALTERA
0
Part Number:
EP1S10F484I6
0
Part Number:
EP1S10F484I6N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP1S10F484I6N
Manufacturer:
XILINX
0
Part Number:
EP1S10F484I6N
Manufacturer:
ALTERA
0
Altera Corporation
September 2004
AnF
PGM[2..0]
Wd_en
Wd_timer
[11..0]
Table 12–4. Control Register Contents
Parameter
Current configuration is factory or
applications
Page mode selection
User watchdog timer enable
User watchdog timer time-out value 12 bits ‘0’
Figure 12–7. Remote System Configuration Control Register
Table 12–4
The status register specifies the reason why re-configuration has occurred
and determines if the re-configuration was due to a CRC error, nSTATUS
pulled low due to an error, the device core caused an error, nCONFIG was
reset, or the watchdog timer timed-out.
specify the content of the status register.
Figure 12–8. Remote System Configuration Status Register
Definition
shows the content of the control register upon POR.
Remote System Configuration with Stratix & Stratix GX Devices
Wd
4
nCONFIG
1 bit ‘1’
1 bit ‘0’
3 bits ‘001’
3 bits ‘000’
1 bit ‘0’
POR Reset Value
3
CORE
2
Stratix Device Handbook, Volume 2
Figure 12–8
nSTATUS
Applications
Factory
High order bits of 29 bit counter
Local configuration
Remote configuration
1
and
Comment
CRC
0
Table 12–5
12–11

Related parts for EP1S10F484I6