R0K572011S000BE Renesas Electronics America, R0K572011S000BE Datasheet - Page 781

• Manufacturer Part Number: R0K572011S000BE
• Description: KIT STARTER FOR SH7201
• Manufacturer: Renesas Electronics America
• Series: Renesas Starter Kits (RSK)r
• Type: MCUr

Specifications of R0K572011S000BE

• Contents: CPU Board, LCD Display Module, E8 Emulator, Cable, QuickStart Guide and CD-ROM
• For Use With/related Products: SH7201
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant

SH7201 Group
17.4.4
In slave transmit mode, the slave device outputs the transmit data, while the master device outputs
the receive clock and returns an acknowledge signal. For slave transmit mode operation timing,
refer to figures 17.9 and 17.10.
The transmission procedure and operations in slave transmit mode are described below.
1. Set the ICE bit in ICCR1 to 1. Set bits CKS[3:0] in ICCR1. (Initial setting) Set the MST and
2. When the slave address matches in the first frame following detection of the start condition,
3. If TDRE is set after writing last transmit data to ICDRT, wait until TEND in ICSR is set to 1,
4. Clear TRS for the end processing, and read ICDRR (dummy read). SCL is opened.
5. Clear TDRE.
R01UH0026EJ0300 Rev. 3.00
Sep 24, 2010
(Master output)
(Master output)
(Slave output)
processing
TRS bits in ICCR1 to select slave receive mode, and wait until the slave address matches.
the slave device outputs the level specified by ACKBT in ICIER to SDA, at the rise of the 9th
clock pulse. At this time, if the 8th bit data (R/W) is 1, the TRS bit in ICCR1 and the TDRE bit
in ICSR are set to 1, and the mode changes to slave transmit mode automatically. The
continuous transmission is performed by writing transmit data to ICDRT every time TDRE is
set.
with TDRE = 1. When TEND is set, clear TEND.
ICDRS
ICDRR
SCL
SDA
SDA
RDRF
RCVD
User
Slave Transmit Operation
Data n-1
Figure 17.8 Master Receive Mode Operation Timing (2)
A
9
[5] Read ICDRR after setting RCVD
Data n-1
Bit 7
1
Bit 6
2
Bit 5
3
Bit 4
4
Bit 3
5
[6] Issue stop
condition
Bit 2
6
Bit 1
7
[7] Read ICDRR,
Bit 0
Data n
8
and clear RCVD
Section 17 I
A/A
9
Data n
2
C Bus Interface 3 (IIC3)
Page 753 of 1190
[8] Set slave
receive mode