TMP86C909XB Toshiba, TMP86C909XB Datasheet - Page 21

no-image

TMP86C909XB

Manufacturer Part Number
TMP86C909XB
Description
EMULATION CHIP FOR TMP86F SDIP
Manufacturer
Toshiba
Datasheet

Specifications of TMP86C909XB

Accessory Type
Adapter
For Use With/related Products
TMP86F SDIP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
2.2 System Clock Controller
High-frequency
Low-frequency
2.2.2 Timing Generator
2.2.2.1
clock fc
clock fs
SYSCK
DV7CK
from the basic clock (fc or fs). The timing generator provides the following functions.
The timing generator generates the various system clocks supplied to the CPU core and peripheral hardware
and machine cycle counters.
TBTCR<DV7CK>, that is shown in Figure 2-4. As reset and STOP mode started/canceled, the prescaler
and the divider are cleared to “0”.
1. Generation of main system clock
2. Generation of divider output (
3. Generation of source clocks for time base timer
4. Generation of source clocks for watchdog timer
5. Generation of internal source clocks for timer/counters
6. Generation of warm-up clocks for releasing STOP mode
Configuration of timing generator
The timing generator consists of a 2-stage prescaler, a 21-stage divider, a main system clock generator,
An input clock to the 7th stage of the divider depends on the operating mode, SYSCR2<SYSCK> and
Timer counter, Serial interface, Time-base-timer, divider output, etc. (Peripheral functions)
1
2
fc/4
Main system clock generator
Figure 2-4 Configuration of Timing Generator
1
2
3
4
5 6
DVO
plexer
Multi-
A
B
) pulses
S
Page 10
Y
7
fc or fs
8
9
10
11
12
13
Divider
14
Machine cycle counters
15
16
17 18 19 20 21
B0
B1
A0 Y0
A1 Y1
S
TMP86F409NG
Multiplexer
Warm-up
controller
Watchdog
timer

Related parts for TMP86C909XB