TMP86C909XB Toshiba, TMP86C909XB Datasheet - Page 165

no-image

TMP86C909XB

Manufacturer Part Number
TMP86C909XB
Description
EMULATION CHIP FOR TMP86F SDIP
Manufacturer
Toshiba
Datasheet

Specifications of TMP86C909XB

Accessory Type
Adapter
For Use With/related Products
TMP86F SDIP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
15.6 Operation Mode
2. The 5th byte of the received data contains the command data in the flash memory erasing mode
3. When the 5th byte of the received data contains the operation command data shown in Table 15-6, the
4. The 7th thorough m'th bytes of the transmitted and received data contain the same data as in the flash
5. The n’th - 2 byte contains the erasure area specification data. The upper 4 bits and lower 4 bits specify
6. The n’th - 1 byte and n’th byte contain the upper and lower bytes of the checksum, respectively. For
7. After sending the checksum, the device waits for the next operation command data.
(F0H).
device echoes back the value which is the same data in the 6th byte position of the received data (in
this case, F0H). If the 5th byte of the received data does not contain the operation command data, the
device enters the halt condition after sending 3 bytes of the operation command error code (63H).
memory writing mode. In the case of a blank product, do not transmit a password string. (Do not
transmit a dummy password string.)
the start address and end address of the erasure area, respectively. For the detailed description, see
“1.13 Specifying the Erasure Area”.
how to calculate the checksum, refer to “1.8 Checksum (SUM)”. Checksum is calculated unless a
receiving error or Intel Hex format error occurs. After sending the end record, the external controller
judges whether the transmission is completed correctly by receiving the checksum sent by the device.
Page 154
TMP86F409NG

Related parts for TMP86C909XB