S912XEG128J2MAL Freescale Semiconductor, S912XEG128J2MAL Datasheet - Page 194

• Manufacturer Part Number: S912XEG128J2MAL
• Description: 16-bit Microcontrollers - MCU 16BIT 128K FLASH 16K RAM
• Manufacturer: Freescale Semiconductor

Specifications of S912XEG128J2MAL

• Rohs: yes
• Core: RISC
• Processor Series: HCS12X
• Data Bus Width: 16 bit
• Maximum Clock Frequency: 50 MHz
• Program Memory Size: 128 KB
• Data Ram Size: 12 KB
• On-chip Adc: Yes
• Operating Supply Voltage: 5 V
• Operating Temperature Range: - 40 C to + 125 C
• Package / Case: LQFP-112
• Mounting Style: SMD/SMT
• A/d Bit Size: 12 bit
• A/d Channels Available: 8
• Data Rom Size: 4 KB
• Interface Type: CAN, I2C, SCI, SPI
• Maximum Operating Temperature: + 125 C
• Minimum Operating Temperature: - 40 C
• On-chip Dac: Yes
• Program Memory Type: Flash
• Supply Voltage - Max: 5.5 V
• Supply Voltage - Min: 3.13 V

Chapter 3 Memory Mapping Control (S12XMMCV4)
Table 3-7
resources (internal) parameters.
194
CS3E[1:0]
CS2E[1:0]
CS1E[1:0]
CS0E[1:0]
Field
7–6
5–4
3–2
1–0
1. External RPAGE accesses in (NX, EX)
2. When ROMHM is set (see ROMHM in
3. When the internal NVM is enabled (see ROMON in
4. External PPAGE accesses in (NX, EX)
chip memory block.
the CS0 is not asserted in the space occupied by this on-chip memory block.
shows the address boundaries of each chip select and the relationship with the implemented
Chip Select 3 Enables — These bits enable the external chip select CS3 output which is asserted during
accesses to specific external addresses. The associated global address range is shown in
Figure
Chip select 3 is only active if enabled in Normal Expanded mode, Emulation Expanded mode.
The function disabled in all other operating modes.
00
01,10,11 Chip select 3 is enabled
Chip Select 2 Enables — These bits enable the external chip select CS2 output which is asserted during
accesses to specific external addresses. The associated global address range is shown in
Figure
Chip select 2 is only active if enabled in Normal Expanded mode, Emulation Expanded mode.
The function disabled in all other operating modes.
00
01,10,11 Chip select 2 is enabled
Chip Select 1 Enables — These bits enable the external chip select CS1 output which is asserted during
accesses to specific external addresses. The associated global address range is shown in
Figure
Chip select 1 is only active if enabled in Normal Expanded mode, Emulation Expanded mode.
The function disabled in all other operating modes.
00
01,10,11 Chip select 1 is enabled
Chip Select 0 Enables — These bits enable the external chip select CS0 output which is asserted during
accesses to specific external addresses. The associated global address range is shown in
Figure
Chip select 0 is only active if enabled in Normal Expanded mode, Emulation Expanded mode.
The function disabled in all other operating modes.
00
01,10,11 Chip select 0 is enabled
Chip Selects
CS2
CS0
CS3
CS1
3-17.
3-17.
3-17.
3-17.
Chip select 3 is disabled
Chip select 2 is disabled
Chip select 1 is disabled
Chip select 0 is disabled
(2)
(3)
Table 3-7. Global Chip Selects Memory Space
MC9S12XE-Family Reference Manual Rev. 1.25
Table 3-6. MMCCTL0 Field Descriptions
Bottom Address
0x00_0800
0x14_0000
0x20_0000
0x40_0000
Table
3-16) the CS2 is asserted in the space occupied by this on-
Section 3.3.2.5, “MMC Control Register
Description
0x7F_FFFF minus FLASHSIZE
0x0F_FFFF minus RAMSIZE
Top Address
0x1F_FFFF
0x3F_FFFF
Freescale Semiconductor
(MMCCTL1))
Table 3-7
Table 3-7
Table 3-7
Table 3-7
(1)
(4)
and
and
and
and