AM29BDD160G AMD [Advanced Micro Devices], AM29BDD160G Datasheet - Page 51
![no-image](/images/no-image-200.jpg)
AM29BDD160G
Manufacturer Part Number
AM29BDD160G
Description
16 Megabit (1 M x 16-bit/512 K x 32-Bit), CMOS 2.5 Volt-only Burst Mode, Dual Boot, Simultaneous Read/Write Flash Memory
Manufacturer
AMD [Advanced Micro Devices]
Datasheet
1.AM29BDD160G.pdf
(80 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
AM29BDD160GB-54DKE
Manufacturer:
NA
Quantity:
6 222
Company:
Part Number:
AM29BDD160GB-64CKE
Manufacturer:
SPANSION
Quantity:
4 155
Company:
Part Number:
AM29BDD160GB-64CKE
Manufacturer:
AMD
Quantity:
6 234
Company:
Part Number:
AM29BDD160GB-64CKET
Manufacturer:
SPANSION
Quantity:
3 000
Company:
Part Number:
AM29BDD160GB54SKE
Manufacturer:
SPANSION
Quantity:
532
Legend:Legend:
DYB = Dynamic Protection Bit
OW = Address (A5–A0) is (011X10).
PD3:0 = Four 32-bit quantities representing the password.
PPB = Persistent Protection Bit
Password Verify
PPB Status (11,
PPMLB Program
SPMLB Program
Program (5, 6)
Program (5, 7,
DYB Erase (7)
DYB Write (7)
SPMLB Status
Protection Bit
Protection Bit
PPMLB Status
Unlock (7, 8)
PPB Program
All PPB Erase
SecSi Sector
SecSi Sector
PPB Lock Bit
PPB Lock Bit
Command
DYB Status
(5, 9, 10)
Password
Password
(Notes)
Status
Status
(5, 6)
(5, 6)
(5, 6)
Reset
Entry
SecSi
SecSi
(12)
Exit
12)
Set
(5)
(5)
8)
Cycles
Table 22. Sector Protection Command Definitions (x16 Mode)
1
3
4
6
6
5
4
5
6
6
4
3
4
4
4
4
6
6
6
6
Addr Data Addr Data
XXX
AAA
AAA
AAA
AAA
AAA
AAA
AAA
AAA
AAA
AAA
AAA
AAA
AAA
AAA
AAA
AAA
AAA
AAA
AAA
First
AA
AA
AA
AA
AA
AA
AA
AA
AA
AA
AA
AA
AA
AA
AA
AA
AA
AA
AA
F0
555
555
555
555
555
555
555
555
555
555
555
555
555
555
555
555
555
555
555
Second
55
55
55
55
55
55
55
55
55
55
55
55
55
55
55
55
55
55
55
Am29BDD160G
Third
Addr
(BA)
(BA)
AAA
AAA
AAA
AAA
AAA
AAA
AAA
AAA
AAA
AAA
AAA
AAA
AAA
AAA
AAA
AAA
AAA
AAA
AAA
Data
Bus Cycles (Notes 1-4)
C8
88
90
60
60
38
28
60
60
90
78
58
48
48
58
60
60
60
60
PWA = Password Address. A0:A-1 selects between the lo
PWD = Password Data.Must be written over four cycles.
PL = Password Protection Mode Lock Address (A5-A0) is
and high 16-bit portions of the 64-bit Password
(001X10)
(SA)X04
PWA[0–
PWA[0–
PWA[0–
(SA)WP
Addr
OW
OW
WP
XX
SA
SA
SA
SA
SL
SL
3]
3]
3]
PL
PL
Fourth
PWD[0–
PWD[0–
PWD[0–
RD(0)
00/01
RD(1)
RD(0)
RD(0)
RD(0)
Data
00
68
68
60
X1
X0
68
68
3]
3]
3]
(SA)WP
(SA)WP
Addr
OW
PL
SL
Fifth
Data
48
48
40
48
48
(SA)WP RD(0)
(SA)WP RD(0)
Addr
OW
SL
PL
Sixth
RD(0)
RD(0)
RD(0)
Data
49