FDC37B78X SMSC Corporation, FDC37B78X Datasheet - Page 233

no-image

FDC37B78X

Manufacturer Part Number
FDC37B78X
Description
Enhanced Super I/O Controller with ACPI Support/ Real Time Clock and Consumer IR
Manufacturer
SMSC Corporation
Datasheet
CLOCK TIMING
Note 1: The RESET width is dependent upon the processor clock. The RESET must be active while
CLOCKI
RESET_DRV
NAME
NAME
t1
t2
t1
t2
t4
the clock is running and stable.
Clock Cycle Time for 14.318MHZ
Clock High Time/Low Time for 14.318MHz
Clock Cycle Time for 32KHZ
Clock High Time/Low Time for 32KHz
Clock Rise Time/Fall Time (not shown)
RESET width (Note 1)
DESCRIPTION
FIGURE 16 - INPUT CLOCK TIMING
TABLE 95 - INPUT CLOCK TIMING
DESCRIPTION
FIGURE 17 - RESET TIMING
TABLE 96 - RESET TIMING
t1
233
t4
t2
MIN
MIN
1.5
31.25
16.53
TYP
70
35
TYP
t2
MAX
MAX
5
UNITS
UNITS
ns
ns
ns
s
s
s

Related parts for FDC37B78X