MC9S12G FREESCALE [Freescale Semiconductor, Inc], MC9S12G Datasheet - Page 237

no-image

MC9S12G

Manufacturer Part Number
MC9S12G
Description
Ignores external trigger. Performs one conversion sequence and stops.
Manufacturer
FREESCALE [Freescale Semiconductor, Inc]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC9S12G128MLH
Manufacturer:
ROHM
Quantity:
1 200
Part Number:
MC9S12G128MLH
Manufacturer:
FREESCALE
Quantity:
1 500
Part Number:
MC9S12G128MLH
Manufacturer:
FREESCALE
Quantity:
1 500
Part Number:
MC9S12G128MLL
Manufacturer:
AVAGO
Quantity:
2 300
Part Number:
MC9S12G128MLL
Manufacturer:
FREESCALE
Quantity:
3 400
Part Number:
MC9S12G128MLL
Manufacturer:
FREESCALE
Quantity:
3 400
Part Number:
MC9S12G192CLL
Manufacturer:
FREESCALE
Quantity:
3 400
Part Number:
MC9S12GC128GFU2
Quantity:
69
Part Number:
MC9S12GC128MFUE
Manufacturer:
Freescale Semiconductor
Quantity:
135
Read: Anytime.
Write: Only if a transition is allowed (see
The MODC bit of the MODE register is used to select the MCU’s operating mode.
5.3.2.2
Read: Anytime
Write: anytime in special SS, write-once in NS.
This register determines the position of the 256 Byte direct page within the memory map.It is valid for both
global and local mapping scheme.
Freescale Semiconductor
Address: 0x0011
Reset
MODC
This document is valid for the S12G96 and the S12G128 device. All information related to other devices is preliminary.
Field
7
W
R
DP15
Mode Select Bit — This bit controls the current operating mode during RESET high (inactive). The external
mode pin MODC determines the operating mode during RESET low (active). The state of the pin is registered
into the respective register bit after the RESET signal goes inactive (see
Write restrictions exist to disallow transitions between certain modes.
changes. Attempting non authorized transitions will not change the MODE bit, but it will block further writes to
the register bit except in special modes.
Write accesses to the MODE register are blocked when the device is secured.
Direct Page Register (DIRECT)
0
7
Figure 5-4. Mode Transition Diagram when MCU is Unsecured
DP14
0
6
Single-Chip
Normal
(NS)
1
MC9S12G Family Reference Manual, Rev.1.01
Figure 5-5. Direct Register (DIRECT)
Table 5-4. MODE Field Descriptions
DP13
5
0
Figure
1
RESET
DP12
5-4).
0
4
1
Description
0
DP11
0
3
Single-Chip
S12G Memory Map Controller (S12GMMCV1)
Special
Figure 5-4
(SS)
DP10
0
Figure
2
0
5-4).
illustrates all allowed mode
DP9
0
1
DP8
0
0
237

Related parts for MC9S12G