LAN9115_05 SMSC [SMSC Corporation], LAN9115_05 Datasheet - Page 17

no-image

LAN9115_05

Manufacturer Part Number
LAN9115_05
Description
Highly Efficient Single- Chip 10/100 Non-PCI Ethernet Controller
Manufacturer
SMSC [SMSC Corporation]
Datasheet
Highly Efficient Single-Chip 10/100 Non-PCI Ethernet Controller
Datasheet
SMSC LAN9115
PIN
NO.
95
70
6
5
NAME
Wakeup Indicator
Crystal 1
Crystal 2
Reset
SYMBOL
Table 2.5 System and Power Signals
nRESET
XTAL1
XTAL2
PME
DATASHEET
BUFFER
TYPE
O8/OD8
(PU)
Oclk
lclk
17
IS
NUM
PINS
1
1
1
1
DESCRIPTION
External 25MHz Crystal Input.
Can also be connected to single-
ended TTL oscillator. If this method is
implemented, XTAL2 should be left
unconnected.
External 25MHz Crystal output.
Active-low reset input. Resets all
logic and registers within the
LAN9115
with a weak internal pull-up
resistor. If nRESET is left
unconnected, the
rely on its internal power-on reset
circuitry
Note:
When programmed to do so, is
asserted when the LAN9115 detects
a wake event and is requesting the
system to wake up from the
associated sleep state. The polarity
and buffer type of this signal is
programmable.
Note:
The LAN9115 must always
be read at least once after
power-up, reset, or upon
return from a power-saving
state or write operations will
not function. See
3.11, "Detailed Reset
Description," on page 41
additional information
Detection of a Power
Management Event, and
assertion of the PME signal
will not wakeup the
LAN9115. The LAN9115 will
only wake up when it
detects a host write cycle
(assertion of nCS and
nWR). Although any write to
the LAN9115, regardless of
the data written, will wake-
up the device when it is in a
power-saving mode, it is
required that the
BYTE_TEST register be
used for this purpose.
This signal is pulled high
Revision 1.1 (05-17-05)
LAN9115
Section
will
for

Related parts for LAN9115_05