LAN9115_05 SMSC [SMSC Corporation], LAN9115_05 Datasheet - Page 113

no-image

LAN9115_05

Manufacturer Part Number
LAN9115_05
Description
Highly Efficient Single- Chip 10/100 Non-PCI Ethernet Controller
Manufacturer
SMSC [SMSC Corporation]
Datasheet
Highly Efficient Single-Chip 10/100 Non-PCI Ethernet Controller
Datasheet
SMSC LAN9115
5.5.10
5.5.11
ADDRESS
BITS
15-8
15:11
7
6
5
4
3
2
1
0
9-5
3:0
10
4
DESCRIPTION
Reserved. Ignore on read.
INT7. 1= ENERGYON generated, 0= not source of interrupt
INT6. 1= Auto-Negotiation complete, 0= not source of interrupt
INT5. 1= Remote Fault Detected, 0= not source of interrupt
INT4. 1= Link Down (link status negated), 0= not source of interrupt
INT3. 1= Auto-Negotiation LP Acknowledge, 0= not source of interrupt
INT2. 1= Parallel Detection Fault, 0= not source of interrupt
INT1. 1= Auto-Negotiation Page Received, 0= not source of interrupt
Reserved.
Special Control/Status Indications
Interrupt Source Flag
Reserved: Write as 0. Ignore on read.
VCOOFF_LP: Forces the Receive PLL 10M to lock on the reference clock
at all times:
0 - Receive PLL 10M can lock on reference or line as needed (normal
1 - Receive PLL 10M is locked on the reference clock.
In this mode 10M data packets cannot be received.
Reserved: Write as 0. Ignore on read.
XPOL: Polarity state of the 10Base-T:
0 - Normal polarity
1 - Reversed polarity
Reserved: Read only - Writing to these bits have no effect.
Index (In Decimal):
operation)
Index (In Decimal):
DESCRIPTION
27
29
DATASHEET
113
Size:
Size:
16-bits
16-bits
RO/LH
RO/LH
RO/LH
RO/LH
RO/LH
RO/LH
RO/LH
RO/LH
RO/LH
TYPE
MODE
NASR
RW,
RW
RW
Revision 1.1 (05-17-05)
RO
RO
DEFAULT
DEFAULT
1011b
0
0
0
0
0
0
0
0
0
0
0
0
0

Related parts for LAN9115_05