ST72F324BJ STMICROELECTRONICS [STMicroelectronics], ST72F324BJ Datasheet - Page 161

no-image

ST72F324BJ

Manufacturer Part Number
ST72F324BJ
Description
8-bit MCU, 3.8 to 5.5 V operating range with 8 to 32 Kbyte Flash/ROM, 10-bit ADC, 4 timers, SPI, SCI
Manufacturer
STMICROELECTRONICS [STMicroelectronics]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ST72F324BJ2B6
Manufacturer:
ST
0
Part Number:
ST72F324BJ2T3
Manufacturer:
ST
0
Part Number:
ST72F324BJ2T6
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
ST72F324BJ2T6
Manufacturer:
ST
0
Part Number:
ST72F324BJ2TA
Manufacturer:
ST
Quantity:
470
Part Number:
ST72F324BJ2TA
Manufacturer:
ST
0
Part Number:
ST72F324BJ2TAXS
Manufacturer:
STM
Quantity:
5 081
Part Number:
ST72F324BJ4T6
Manufacturer:
ZETEX
Quantity:
4 300
Part Number:
ST72F324BJ4T6
Manufacturer:
ST
Quantity:
20 000
Part Number:
ST72F324BJ4TA
Manufacturer:
ST
Quantity:
750
ST72324B
12.12
12.12.1
Table 110. SPI characteristics
1. Data based on design simulation and/or characterization results, not tested in production.
2. Depends on f
t
t
w(SCKH)
w(SCKL)
t
1/t
t
Symbol
t
t
t
t
t
t
dis(SO)
t
t
su(SS)
t
su(MI)
t
h(MO)
su(SI)
a(SO)
h(SO)
v(MO)
t
h(SS)
v(SO)
t
h(MI)
h(SI)
r(SCK)
f(SCK)
f
c(SCK)
SCK
(1)
(1)
(1)
(1)
(1)
(1)
(1)
(1)
(1)
(1)
(1)
(1)
(1)
(1)
SPI clock frequency
SPI clock rise and fall time
SS setup time
SS hold time
SCK high and low time
Data input setup time
Data input hold time
Data output access time
Data output disable time
Data output valid time
Data output hold time
Data output valid time
Data output hold time
Communication interface characteristics
Serial peripheral interface (SPI)
The following characteristics are ubject to general operating conditions for V
unless otherwise specified. The data is based on design simulation and/or characterization
results, not tested in production.
When no communication is on-going the data output line of the SPI (MOSI in master mode,
MISO in slave mode) has its alternate function capability released. In this case, the pin
status depends on the I/O port configuration. Refer to the I/O port characteristics for more
details on the input/output alternate function characteristics (SS, SCK, MOSI, MISO).
CPU
. For example, if f
Parameter
(2)
CPU
= 8 MHz, then t
Master f
Slave f
Slave
Slave
Master
Slave
Master
Slave
Master
Slave
Slave
Slave
Slave (after enable edge)
Master (after enable edge)
CPU
Conditions
CPU
= 8 MHz
CPU
= 8 MHz
= 1 / f
CPU
= 125ns and t
f
CPU
t
/128 = 0.0625
CPU
Min
120
100
100
100
100
100
90
0
0
0
0
su(SS)
see I/O port pin description
+ 50
= 175ns.
Electrical characteristics
f
f
CPU
CPU
Max
120
240
120
120
DD
/4 = 2
/2 = 4
, f
CPU
, and T
161/188
MHz
Unit
ns
A

Related parts for ST72F324BJ