mc68hc908mr24 Freescale Semiconductor, Inc, mc68hc908mr24 Datasheet - Page 174

no-image

mc68hc908mr24

Manufacturer Part Number
mc68hc908mr24
Description
M68hc08 Microcontrollers
Manufacturer
Freescale Semiconductor, Inc
Datasheet
Pulse-Width Modulator for Motor Control
9.10.2 PWM Counter Modulo Registers
Advance Information
174
NOTE:
Address:
Address:
The PWM counter modulus registers (PMODH and PMODL) hold a 12-
bit unsigned number that determines the maximum count for the
up/down or up-only counter. In center-aligned mode, the PWM period
will be twice the modulus (assuming no prescaler). In edge-aligned
mode, the PWM period will equal the modulus.
To avoid erroneous PWM periods, this value is buffered and will not be
used by the PWM generator until the LDOK bit has been set and the next
PWM load cycle begins.
When reading this register, the value read is the buffer (not necessarily
the value the PWM generator is currently using).
Because of the equals-comparator architecture of this PWM, the
modulus = 0 case is considered illegal. Therefore, the modulus register
is not reset, and a modulus value of 0 will result in waveforms
inconsistent with the other modulus waveforms. If a modulus of 0 is
loaded, the counter will continually count down from $FFF. This
operation will not be tested or guaranteed (the user should consider it
illegal). However, the dead-time constraints and fault conditions will still
be guaranteed.
Reset:
Reset:
Read:
Read:
Write:
Write:
Pulse-Width Modulator for Motor Control (PWMMC)
Figure 9-34. PWM Counter Modulo Register High (PMODH)
Figure 9-35. PWM Counter Modulo Register Low (PMODL)
X = Indeterminate
$0028
$0029
Bit 7
Bit 7
Bit 7
X
0
0
= Unimplemented
Bit 6
X
6
0
0
6
Bit 5
5
0
0
5
X
X = Indeterminate
Bit 4
X
4
0
0
4
Bit 11
Bit 3
3
X
3
X
MC68HC908MR24
Bit 10
Bit 2
Freescale Semiconductor
X
X
2
2
Bit 9
Bit 1
X
X
1
1
Rev. 4.1
Bit 0
Bit 8
Bit 0
Bit 0
X
X

Related parts for mc68hc908mr24