ep2sgx30c Altera Corporation, ep2sgx30c Datasheet - Page 300

no-image

ep2sgx30c

Manufacturer Part Number
ep2sgx30c
Description
Stratix Ii Gx Device Data Sheet
Manufacturer
Altera Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ep2sgx30cF780C3
Manufacturer:
Altera
Quantity:
10 000
Part Number:
ep2sgx30cF780C3N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
ep2sgx30cF780C3N
Manufacturer:
ALTERA
0
Part Number:
ep2sgx30cF780C3N
Manufacturer:
ALTERA
Quantity:
35
Part Number:
ep2sgx30cF780C4
Manufacturer:
ALTERA
Quantity:
3 000
Part Number:
ep2sgx30cF780C4
Manufacturer:
Altera
Quantity:
10 000
Part Number:
ep2sgx30cF780C4
Manufacturer:
ALTERA
Quantity:
35
Part Number:
ep2sgx30cF780C4N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
ep2sgx30cF780C5
Manufacturer:
ALTERA
Quantity:
672
Part Number:
ep2sgx30cF780C5N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
ep2sgx30cF780C5N
0
Part Number:
ep2sgx30cF780I4N
Manufacturer:
SANYO
Quantity:
10
PLL Timing Specifications
PLL Timing
Specifications
4–130
Stratix II GX Device Handbook, Volume 1
f
f
f
f
t
t
t
f
f
t
f
t
t
f
f
f
IN
INPFD
INDUTY
ENDUTY
INJITTER
OUTJITTER
FCOMP
OUT
SCANCLK
CONFIGEPLL
OUT_EXT
LOCK
DLOCK
SWITCHOVER
CLBW
VCO
Table 4–110. Enhanced PLL Specifications (Part 1 of 2)
Name
Input clock frequency
Input frequency to the PFD
Input clock duty cycle
External feedback input clock duty cycle
Input or external feedback clock input jitter
tolerance in terms of period jitter.
Bandwidth
Input or external feedback clock input jitter
tolerance in terms of period jitter.
Bandwidth > 0.85 MHz
Dedicated clock output period jitter
External feedback compensation time
Output frequency for internal global or
regional clock
Scanclk frequency
Time required to reconfigure scan chains
for EPLLs
PLL external clock output frequency
Time required for the PLL to lock from the
time it is enabled or the end of device
configuration
Time required for the PLL to lock
dynamically after automatic clock
switchover between two identical clock
frequencies
Frequency range where the clock
switchover performs properly
PLL closed-loop bandwidth
PLL VCO operating range for –3 and –4
speed grade devices
PLL VCO operating range for –5 speed
grade devices
Tables 4–110
operating in both the commercial junction temperature range (0 to 85 C)
and the industrial junction temperature range (–40 to 100 C), except for
the clock switchover and phase-shift stepping features. These two
features are only supported from the 0 to 100 C junction temperature
range.
0.85 MHz
Description
and
4–111
describe the Stratix II GX PLL specifications when
1.5
1.5
0.13
Min
300
300
1.5
50
40
40
4
4
(2)
(2)
174/f
SCANCLK
0.03
100
Typ
0.5
1.0
1.2
1
Altera Corporation
1,040
Max
16.9
500
420
250
550
100
500
840
(1)
60
60
10
1
1
October 2007
ns (peak-
ns (peak-
to-peak)
to-peak)
ps (p-p)
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
Unit
ms
ms
ns
ns
%
%

Related parts for ep2sgx30c