ep2sgx30c Altera Corporation, ep2sgx30c Datasheet - Page 164

no-image

ep2sgx30c

Manufacturer Part Number
ep2sgx30c
Description
Stratix Ii Gx Device Data Sheet
Manufacturer
Altera Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ep2sgx30cF780C3
Manufacturer:
Altera
Quantity:
10 000
Part Number:
ep2sgx30cF780C3N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
ep2sgx30cF780C3N
Manufacturer:
ALTERA
0
Part Number:
ep2sgx30cF780C3N
Manufacturer:
ALTERA
Quantity:
35
Part Number:
ep2sgx30cF780C4
Manufacturer:
ALTERA
Quantity:
3 000
Part Number:
ep2sgx30cF780C4
Manufacturer:
Altera
Quantity:
10 000
Part Number:
ep2sgx30cF780C4
Manufacturer:
ALTERA
Quantity:
35
Part Number:
ep2sgx30cF780C4N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
ep2sgx30cF780C5
Manufacturer:
ALTERA
Quantity:
672
Part Number:
ep2sgx30cF780C5N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
ep2sgx30cF780C5N
0
Part Number:
ep2sgx30cF780I4N
Manufacturer:
SANYO
Quantity:
10
Configuration
3–8
Stratix II GX Device Handbook, Volume 1
f
memory, and transmit this compressed bitstream to Stratix II GX FPGAs.
During configuration, the Stratix II GX FPGA decompresses the bitstream
in real time and programs its SRAM cells. Stratix II GX FPGAs support
decompression in the FPP (when using a MAX II device or
microprocessor and flash memory), AS, and PS configuration schemes.
Decompression is not supported in the PPA configuration scheme nor in
JTAG-based configuration.
Remote System Upgrades
Shortened design cycles, evolving standards, and system deployments in
remote locations are difficult challenges faced by system designers.
Stratix II GX devices can help effectively deal with these challenges with
their inherent re programmability and dedicated circuitry to perform
remote system updates. Remote system updates help deliver feature
enhancements and bug fixes without costly recalls, reducing time to
market, and extending product life.
Stratix II GX FPGAs feature dedicated remote system upgrade circuitry to
facilitate remote system updates. Soft logic (Nios processor or user logic)
implemented in the Stratix II GX device can download a new
configuration image from a remote location, store it in configuration
memory, and direct the dedicated remote system upgrade circuitry to
initiate a reconfiguration cycle. The dedicated circuitry performs error
detection during and after the configuration process, recovers from any
error condition by reverting back to a safe configuration image, and
provides error status information. This dedicated remote system upgrade
circuitry avoids system downtime and is the critical component for
successful remote system upgrades.
Remote system configuration is supported in the following Stratix II GX
configuration schemes: FPP, AS, PS, and PPA. Remote system
configuration can also be implemented in conjunction with Stratix II GX
features such as real-time decompression of configuration data and
design security using AES for secure and efficient field upgrades.
Refer to the
chapter in volume 2 of the Stratix II GX Device Handbook for more
information about remote configuration in Stratix II GX devices.
Configuring Stratix II GX FPGAs with JRunner
The JRunner™ software driver configures Altera FPGAs, including
Stratix II GX FPGAs, through the ByteBlaster II or ByteBlasterMV cables
in JTAG mode. The programming input file supported is in Raw Binary
File (.rbf) format. JRunner also requires a Chain Description File (.cdf)
Remote System Upgrades with Stratix II & Stratix II GX Devices
Altera Corporation
October 2007

Related parts for ep2sgx30c