LPC3130 Philips Semiconductors (Acquired by NXP), LPC3130 Datasheet - Page 42

no-image

LPC3130

Manufacturer Part Number
LPC3130
Description
Manufacturer
Philips Semiconductors (Acquired by NXP)
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LPC3130FET
Manufacturer:
NXP
Quantity:
5 000
Part Number:
LPC3130FET180
Manufacturer:
Numonyx
Quantity:
6 700
Part Number:
LPC3130FET180
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
LPC3130FET180,551
Quantity:
9 999
Part Number:
LPC3130FET180,551
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
LPC3130FET180551
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
LPC3130FET296
Manufacturer:
NXP
Quantity:
5 000
NXP Semiconductors
9. Dynamic characteristics
Table 13.
C
[1]
[2]
[3]
[4]
LPC3130_3131_0
Preliminary data sheet
Symbol
Common to read and write cycles
t
Read cycle parameters
t
t
t
t
t
t
t
t
t
t
t
t
Write cycle parameters
t
t
t
t
t
t
t
t
t
t
CSLAV
OELAV
BLSLAV
CSLOEL
CSLBLSL
OELOEH
BLSLBLSH
su(DQ)
h(DQ)
CSHOEH
CSHBLSH
OEHANV
BLSHANV
CSLDV
CSLWEL
CSLBLSL
WELDV
WELWEH
BLSLBLSH
WEHANV
WEHDNV
BLSHANV
BLSHDNV
L
= 25 pF, T
Refer to the LPC3130/31 user manual UM10314_1 for the programming of WAITOEN and HCLK.
Refer to the LPC3130/31 user manual UM10314_1 for the programming of WAITRD and HCLK.
(WAITRD − WAITOEN + 1) = 3 min at 60 MHz.
Refer to the LPC3130/31 user manual UM10314_1 for the programming of WAITWEN and HCLK.
Dynamic characteristics: static external memory interface
Parameter
CS LOW to address valid
time
OE LOW to address valid
time
BLS LOW to address valid
time
CS LOW to OE LOW time
CS LOW to BLS LOW time
OE LOW to OE HIGH time
BLS LOW to BLS HIGH time
data input/output set-up time
data input/output hold time
CS HIGH to OE HIGH time
CS HIGH to BLS HIGH time
OE HIGH to address invalid
time
BLS HIGH to address invalid
time
CS LOW to data valid time
CS LOW to WE LOW time
CS LOW to BLS LOW time
WE LOW to data valid time
WE LOW to WE HIGH time
BLS LOW to BLS HIGH time
WE HIGH to address invalid
time
WE HIGH to data invalid time
BLS HIGH to address invalid
time
BLS HIGH to data invalid
time
amb
= 20
9.1 SRAM controller
°
C, VDDIO_B = 1.8 V and 2.8 V.
Conditions
Rev. 0.08 — 25 September 2008
[1][2][3]
[1][2][3]
[4][5][6]
[4][5]
[1]
[1]
[1]
[4]
[4]
[4]
Min
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
Typ
0
0 − WAITOEN × HCLK
0 − WAITOEN × HCLK
0 + WAITOEN × HCLK
0 + WAITOEN × HCLK
(WAITRD − WAITOEN + 1) × HCLK
(WAITRD − WAITOEN + 1) × HCLK
33.3
0
0
0
2 × HCLK
2 × HCLK
0
(WAITWEN + 1) × HCLK
WAITWEN × HCLK
0 − (WAITWEN + 1) × HCLK
(WAITWR − WAITWEN + 1) × HCLK
(WAITWR − WAITWEN + 3) × HCLK
1 × HCLK
1 × HCLK
0
0
LPC3130/3131
© NXP B.V. 2008. All rights reserved.
-
-
Max
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
42 of 60
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns

Related parts for LPC3130