AD9510 Analog Devices, AD9510 Datasheet - Page 4

no-image

AD9510

Manufacturer Part Number
AD9510
Description
Manufacturer
Analog Devices
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AD9510-VCO/PCBZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD9510BCPZ
Manufacturer:
AD
Quantity:
855
Part Number:
AD9510BCPZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
AD9510
Parameter
NOISE CHARACTERISTICS
PRESCALER
PLL DIGITAL LOCK DETECT WINDOW
1
CLOCK INPUTS
Table 2.
Parameter
CLOCK INPUTS
Example: −219 + 10 × log (f
In-band noise of the charge pump/
phase frequency detector (inband
means within the LBW of the PLL)
PLL Figure of Merit
Prescaler Input Frequency
Prescaler Output Frequency
Required to Lock (Coincidence of Edges)
To Unlock after Lock (Hysteresis)
Input Frequency
Input Sensitivity, Differential
Input Common-Mode Voltage , V
Input Single-Ended Sensitivity
Input Resistance
Input Capacitance
CLK1 to CLK2 Isolation
@ 50 kHz PFD Frequency
@ 2 MHz PFD Frequency
@ 10 MHz PFD Frequency
@ 50 MHz PFD Frequency
P = 2 DM (2/3)
P = 4 DM (4/5)
P = 8 DM (8/9)
P = 16 DM (16/17)
P = 32 DM (32/33)
Low Range
High Range
Low Range
High Range
PFD
) + 20 × log(N) should give the values for the in-band noise at the VCO output.
CM
Min
Min
Typ
−172
−156
−149
−142
−219 + 10 × log
(f
PFD
)
Typ
200
1.6
V
5
2
CM
Rev. PrA | Page 4 of 41
3.5
9.5
15
± 100
7
Max
1.5
Max
500
750
1500
1500
1500
300
Unit
GHz
mV
V
mV
kΩ
pF
dB
Unit
dBc/Hz
dBc/Hz
dBc/Hz
dBc/Hz
dBc/Hz
MHz
MHz
MHz
MHz
MHz
MHz
ns
ns
ns
ns
Test Conditions/Comments
CLK1 and CLK2 are electrically
identical; can be used as differential
or single-ended inputs
Frequencies > 800 MHz require a
minimum divide-by-2 see the
Distribution section
Self-biased; enables ac coupling
When dc-coupled, B input capacitively
bypassed to RF ground
Self-biased
Test Conditions/Comments
The synthesizer phase noise floor is estimated
by measuring the in-band phase noise at
the output of the VCO and subtracting 20logN
(where N is the N divider value).
Approximation of the PFD/CP phase noise
floor (in the flat region) inside the PLL loop
bandwidth. When running closed loop this
phase noise is gained up by 20 × log(N)
Signal available at STATUS pin
when selected by 08h <5:2>
Selected by register ODh
<5> = 1
<5> = 0
Selected by register ODh
<5> = 1
<5> = 0
Preliminary Technical Data
1

Related parts for AD9510