SAM3SD8B Atmel Corporation, SAM3SD8B Datasheet - Page 380

• Manufacturer Part Number: SAM3SD8B
• Manufacturer: Atmel Corporation

23.7.1.1
380
380
Hardware Configuration
Software Configuration
SAM3S8/SD8
SAM3S8/SD8
8-bit NAND Flash
Perform the following configuration:
In this example, the NAND Flash is not addressed as a “CE don’t care”. To address it as a “CE
don’t care”, connect NCS3 (if SMC_NFCS3 is set) to the NAND Flash CE.
• Assign the SMC_NFCSx (for example SMC_NFCS3) field in the CCFG_SMCNFCS Register
• Reserve A21 / A22 for ALE / CLE functions. Address and Command Latches are controlled
• NANDOE and NANDWE signals are multiplexed with PIO lines. Thus, the dedicated PIOs
• Configure a PIO line as an input to manage the Ready/Busy signal.
• Configure Static Memory Controller CS3 Setup, Pulse, Cycle and Mode according to NAND
(ANY PIO)
NANDOE
NANDWE
(ANY PIO)
on the Bus Matrix User Interface.
respectively by setting to 1 the address bits A21 and A22 during accesses.
must be programmed in peripheral mode in the PIO controller.
Flash timings, the data bus width and the system bus frequency.
D[0..7]
CLE
ALE
3V3
R1
R1
R2
R2
10K
10K
10K
10K
16
17
18
19
10
11
14
15
20
21
22
23
24
25
26
8
9
7
1
2
3
4
5
6
U1
U1
CLE
ALE
RE
WE
CE
R/B
WP
N.C
N.C
N.C
N.C
N.C
N.C
N.C
N.C
N.C
N.C
N.C
N.C
N.C
N.C
N.C
N.C
N.C
TSOP48 PACKAGE
2 Gb
K9F2G08U0M
K9F2G08U0M
PRE
VCC
VCC
VSS
VSS
I/O0
I/O1
I/O2
I/O3
I/O4
I/O5
I/O6
I/O7
N.C
N.C
N.C
N.C
N.C
N.C
N.C
N.C
N.C
N.C
N.C
29
30
31
32
41
42
43
44
48
47
46
45
40
39
38
35
34
33
28
27
37
12
36
13
D0
D1
D2
D3
D4
D5
D6
D7
C1
C1
100NF
100NF
3V3
C2
C2
100NF
100NF
11090A–ATARM–10-Feb-12
11090A–ATARM–10-Feb-12