SAM3SD8B Atmel Corporation, SAM3SD8B Datasheet - Page 204

no-image

SAM3SD8B

Manufacturer Part Number
SAM3SD8B
Description
Manufacturer
Atmel Corporation
Datasheets
Region enable bit.
For information about access permission, see
10.22.5.1
10.22.6
204
204
SAM3S8/SD8
SAM3S8/SD8
MPU access permission attributes
SIZE field values
The SIZE field defines the size of the MPU memory region specified by the RNR. as follows:
The smallest permitted region size is 32B, corresponding to a SIZE value of 4.
example SIZE values, with the corresponding region size and value of N in the RBAR.
Table 10-36. Example SIZE field values
1.
This section describes the MPU access permission attributes. The access permission bits, TEX,
C, B, S, AP, and XN, of the RASR, control access to the corresponding memory region. If an
access is made to an area of memory without the required permissions, then the MPU generates
a permission fault.
Table 10-37
Table 10-37. TEX, C, B, and S encoding
SIZE value
b00100 (4)
b01001 (9)
b10011 (19)
b11101 (29)
b11111 (31)
TEX
b000
In the RBAR, see
(Region size in bytes) = 2
C
0
1
page
shows the encodings for the TEX, C, B, and S access permission bits.
B
0
1
0
1
Region size
32B
1KB
1MB
1GB
4GB
202.
“MPU access permission attributes”
S
x
x
0
1
0
1
(1)
(1)
“MPU Region Base Address Register” on
Memory type
Strongly-
ordered
Device
Normal
Normal
Value of
N
5
10
20
30
b01100
(1)
(SIZE+1)
Shareability
Shareable
Shareable
Not
shareable
Shareable
Not
shareable
Shareable
Note
Minimum permitted
size
-
-
-
Maximum possible
size
.
Other attributes
-
-
Outer and inner write-through. No write
allocate.
Outer and inner write-back. No write
allocate.
11090A–ATARM–10-Feb-12
11090A–ATARM–10-Feb-12
Table 10-36
gives

Related parts for SAM3SD8B