ATtiny26 Atmel Corporation, ATtiny26 Datasheet - Page 75

no-image

ATtiny26

Manufacturer Part Number
ATtiny26
Description
Manufacturer
Atmel Corporation
Datasheets

Specifications of ATtiny26

Flash (kbytes)
2 Kbytes
Pin Count
20
Max. Operating Frequency
16 MHz
Cpu
8-bit AVR
Hardware Qtouch Acquisition
No
Max I/o Pins
16
Ext Interrupts
11
Usb Speed
No
Usb Interface
No
Spi
1
Twi (i2c)
1
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Adc Channels
11
Adc Resolution (bits)
10
Adc Speed (ksps)
15
Analog Comparators
1
Resistive Touch Screen
No
Temp. Sensor
No
Crypto Engine
No
Sram (kbytes)
0.12
Eeprom (bytes)
128
Self Program Memory
NO
Dram Memory
No
Nand Interface
No
Picopower
No
Temp. Range (deg C)
-40 to 85
I/o Supply Class
2.7 to 5.5
Operating Voltage (vcc)
2.7 to 5.5
Fpu
No
Mpu / Mmu
no / no
Timers
2
Output Compare Channels
3
Pwm Channels
4
32khz Rtc
No
Calibrated Rc Oscillator
Yes

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ATTINY26
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
ATtiny26-16MI
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
ATtiny26-16MU
Manufacturer:
ATMEL
Quantity:
7 119
Part Number:
ATtiny26-16SC
Manufacturer:
MITEL
Quantity:
20 000
Part Number:
ATtiny26-16SI
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
ATtiny26-16SU
Manufacturer:
ATMEL
Quantity:
8 000
Part Number:
ATtiny26-16SU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
ATtiny26-8PI
Manufacturer:
UTC
Quantity:
15
Part Number:
ATtiny26-8SI
Manufacturer:
INTEL
Quantity:
8
Part Number:
ATtiny26-8SU
Manufacturer:
ATMTLL
Quantity:
5 510
Part Number:
ATtiny26-8SU
Manufacturer:
SIEMENS
Quantity:
5 510
1477K–AVR–08/10
Table 35. Compare Mode Select in PWM Mode
Note that in PWM mode, writing to the Output Compare Registers OCR1A or OCR1B, the data
value is first transferred to a temporary location. The value is latched into OCR1A or OCR1B
when the Timer/Counter reaches OCR1C. This prevents the occurrence of odd-length PWM
pulses (glitches) in the event of an unsynchronized OCR1A or OCR1B. See Figure 42 for an
example.
Figure 42. Effects of Unsynchronized OCR Latching
During the time between the write and the latch operation, a read from OCR1A or OCR1B will
read the contents of the temporary location. This means that the most recently written value
always will read out of OCR1A or OCR1B.
When OCR1A or OCR1B contain $00 or the top value, as specified in OCR1C Register, the out-
p u t P B 1 ( O C 1 A ) o r P B 3 ( O C 1 B ) i s h e l d l o w o r h i g h a c c o r d i n g t o t h e s e t t i n g s o f
COM1A1/COM1A0. This is shown in Table 36.
COM1x1
0
0
1
1
Unsynchronized OC1x Latch
Synchronized OC1x Latch
COM1x0
0
1
0
1
Effect on Output Compare Pins
OC1x not connected.
OC1x not connected.
OC1x cleared on compare match. Set when TCNT1 = $01.
OC1x set one prescaled cycle after compare match. Cleared when
TCNT1 = $00.
OC1x cleared on compare match. Set when TCNT1 = $01.
OC1x not connected.
OC1x set one prescaled cycle after compare match. Cleared when
TCNT = $00
OC1x not connected.
Glitch
Compare Value changes
Compare Value Changes
Counter Value
Compare Value
PWM Output OC1x
Counter Value
Compare Value
PWM Output OC1x
75

Related parts for ATtiny26