ATtiny26 Atmel Corporation, ATtiny26 Datasheet - Page 16

no-image

ATtiny26

Manufacturer Part Number
ATtiny26
Description
Manufacturer
Atmel Corporation
Datasheets

Specifications of ATtiny26

Flash (kbytes)
2 Kbytes
Pin Count
20
Max. Operating Frequency
16 MHz
Cpu
8-bit AVR
Hardware Qtouch Acquisition
No
Max I/o Pins
16
Ext Interrupts
11
Usb Speed
No
Usb Interface
No
Spi
1
Twi (i2c)
1
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Adc Channels
11
Adc Resolution (bits)
10
Adc Speed (ksps)
15
Analog Comparators
1
Resistive Touch Screen
No
Temp. Sensor
No
Crypto Engine
No
Sram (kbytes)
0.12
Eeprom (bytes)
128
Self Program Memory
NO
Dram Memory
No
Nand Interface
No
Picopower
No
Temp. Range (deg C)
-40 to 85
I/o Supply Class
2.7 to 5.5
Operating Voltage (vcc)
2.7 to 5.5
Fpu
No
Mpu / Mmu
no / no
Timers
2
Output Compare Channels
3
Pwm Channels
4
32khz Rtc
No
Calibrated Rc Oscillator
Yes

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ATTINY26
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
ATtiny26-16MI
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
ATtiny26-16MU
Manufacturer:
ATMEL
Quantity:
7 119
Part Number:
ATtiny26-16SC
Manufacturer:
MITEL
Quantity:
20 000
Part Number:
ATtiny26-16SI
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
ATtiny26-16SU
Manufacturer:
ATMEL
Quantity:
8 000
Part Number:
ATtiny26-16SU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
ATtiny26-8PI
Manufacturer:
UTC
Quantity:
15
Part Number:
ATtiny26-8SI
Manufacturer:
INTEL
Quantity:
8
Part Number:
ATtiny26-8SU
Manufacturer:
ATMTLL
Quantity:
5 510
Part Number:
ATtiny26-8SU
Manufacturer:
SIEMENS
Quantity:
5 510
Memories
The AVR CPU is driven by the System Clock Ø, directly generated from the external clock crys-
tal for the chip. No internal clock division is used.
Figure 16 shows the parallel instruction fetches and instruction executions enabled by the Har-
vard architecture and the fast-access Register File concept. This is the basic pipelining concept
to obtain up to 1 MIPS per MHz with the corresponding unique results for functions per cost,
functions per clocks, and functions per power-unit.
Figure 16. The Parallel Instruction Fetches and Instruction Executions
T1
T2
T3
T4
System Clock Ø
1st Instruction Fetch
1st Instruction Execute
2nd Instruction Fetch
2nd Instruction Execute
3rd Instruction Fetch
3rd Instruction Execute
4th Instruction Fetch
Figure 17 shows the internal timing concept for the Register File. In a single clock cycle an ALU
operation using two register operands is executed, and the result is stored back to the destina-
tion register.
Figure 17. Single Cycle ALU Operation
T1
T2
T3
T4
System Clock Ø
Total Execution Time
Register Operands Fetch
ALU Operation Execute
Result Write Back
The internal data SRAM access is performed in two System Clock cycles as described in Figure
18.
ATtiny26(L)
16
1477K–AVR–08/10

Related parts for ATtiny26