MC68MH360RC25L Freescale Semiconductor, MC68MH360RC25L Datasheet - Page 28

no-image

MC68MH360RC25L

Manufacturer Part Number
MC68MH360RC25L
Description
IC MPU QUICC 25MHZ 241-PGA
Manufacturer
Freescale Semiconductor
Datasheets

Specifications of MC68MH360RC25L

Processor Type
M683xx 32-Bit
Speed
25MHz
Voltage
5V
Mounting Type
Surface Mount
Package / Case
241-PGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-
Freescale Semiconductor, Inc.
Frame Structure for E1 2.048 Mbps
256 Bits/125 s
0
1
2
30
31
Framing (TS0)
Signaling (TS16)
FRAME STRUCTURE FOR T1 1.544 MBPS
193 BITS/125 S
0
1
22
23
0
Framing Bit 193
Figure 1-8. Frame Structures for E1/CEPT and T1 TDM Interfaces
For any station to receive and transmit on a TDM line, it is necessary for it to determine the
correct time slot boundary. The service provider or the PTT provides a 4-wire interface with
a continuous bit stream coming down the line. The T1 and E1 have information embedded
in the data stream that delineates frames. The bit pattern in position 193 in T1 over a period
of several frames establishes a synchronization pattern. A station may have the capability
to search for this pattern and thus find the correct time for frame synchronization. In a
similar way, time slots 0 and 16 are reserved not only for synchronization but also for
signaling in the E1 interface.
Depending on its capability, a node can either extract this synchronization information or
it can be supported by framer and time slot assigner devices.
QMC Supplement
For More Information On This Product,
Go to: www.freescale.com

Related parts for MC68MH360RC25L