EZ80190AZ050SG Zilog, EZ80190AZ050SG Datasheet - Page 113
![IC WEBSERVER 8 BIT 50MHZ 100LQFP](/photos/6/76/67664/269-100-lqfp_sml.jpg)
EZ80190AZ050SG
Manufacturer Part Number
EZ80190AZ050SG
Description
IC WEBSERVER 8 BIT 50MHZ 100LQFP
Manufacturer
Zilog
Datasheet
1.EZ80190AZ050SG.pdf
(221 pages)
Specifications of EZ80190AZ050SG
Processor Type
eZ80
Features
High Speed, Single-Cycle Instruction-Fetch
Speed
50MHz
Voltage
3.3V
Mounting Type
Surface Mount
Package / Case
100-LQFP
Processor Series
EZ80190x
Core
eZ80
Data Bus Width
8 bit
Program Memory Type
ROMLess
Data Ram Size
8 KB
Interface Type
I2C, IrDA, SPI, UART
Maximum Clock Frequency
50 MHz
Number Of Programmable I/os
32
Number Of Timers
6
Operating Supply Voltage
3 V to 3.6 V
Maximum Operating Temperature
+ 105 C
Mounting Style
SMD/SMT
Minimum Operating Temperature
- 40 C
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
269-3866
EZ80190AZ050SG
EZ80190AZ050SG
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EZ80190AZ050SG
Manufacturer:
ZiLOG
Quantity:
135
- Current page: 113 of 221
- Download datasheet (4Mb)
PS006614-1208
Note:
Slave Receive
If no ACK is received after transmitting a byte, the IFLG is set and the I2Cx_SR register
contains
If a STOP condition is detected after an ACK bit, the I
In SLAVE RECEIVE mode, a number of data bytes are received from a master transmit-
ter.
The I
bit (lsb = 0) after a START condition. The I
in the I2Cx_CTL register. The I2Cx_SR register then contains the status code
I
the GCE bit in the I2Cx_SAR register is set). The status code is then
When the I
ister), it transmits an ACK after the first address byte is received; however, no interrupt is
generated. IFLG is not required to be set and the status does not change. The I
ates an interrupt only after the second address byte is received. The I
bit and loads the status code, as described above.
I
the transmission of an address, and the slave address and write bit (or the general call
address if the CGE bit in the I2Cx_SAR register is set to 1) are received. The status code
in the I2Cx_SR register is
address is received. The IFLG bit must be cleared to 0 to allow data transfer to continue.
If the ACK bit in the I2Cx_CTL
transmitted and the IFLG bit is set after each byte is received. The
tains the status code
call address. The received data byte can be read from the
bit must be cleared to allow the transfer to continue. If a STOP condition or a repeated
START condition is detected after the ACK bit, the IFLG bit is set and the
ter contains status code
ing the transmission of an address, and the slave address and read bit are received. This
action is confirmed by the status code
cleared. After the I
I2Cx_SR register contains
I2Cx_DR register, the ACK bit is cleared when the IFLG is cleared. After the last byte is
transmitted, the IFLG is set and the I2Cx_SR register contains
IDLE state. The ACK bit must be set to 1 before SLAVE mode can be reentered.
I
The data byte to be transmitted is loaded into the I2Cx_DR register and the IFLG bit is
2
2
2
C also enters SLAVE RECEIVE mode when it receives the general call address
C goes from MASTER mode to SLAVE RECEIVE mode when arbitration is lost during
C goes from MASTER mode to SLAVE TRANSMIT mode when arbitration is lost dur-
2
C enters SLAVE RECEIVE mode when it receives its own slave address and a write
C0h
2
C contains a 10-bit slave address (signified by
. The I
2
2
C transmits the byte and receives an ACK, the IFLG bit is set and the
C then returns to the IDLE state.
80h
A0h
or
68h
B8h
.
90h
if the slave address is received or
. After the last byte to be transmitted is loaded into the
register
if SLAVE RECEIVE mode is entered with the general
B0h
is set to 1, then an ACK bit (Low level on SDA) is
2
in the I2Cx_SR register.
C transmits an ACK bit and sets the IFLG bit
2
C returns to the IDLE state.
I2Cx_DR
F0h
C8h
–
F7h
Product Specification
78h
register and the IFLG
. The I
I2Cx_SR
2
in the I2Cx_SAR reg-
C then sets the IFLG
70h
I2C Serial I/O Interface
if the general call
2
.
C returns to the
I2Cx_SR
register con-
60h
2
C gener-
00h
. The
regis-
(if
103
Related parts for EZ80190AZ050SG
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![Z8018218FSC](/images/manufacturer_photos/0/7/730/zilog__inc__tmb.jpg)
Part Number:
Description:
Communication Controllers, ZILOG INTELLIGENT PERIPHERAL CONTROLLER (ZIP)
Manufacturer:
Zilog, Inc.
Datasheet:
![Z8F64200100KITG](/photos/9/20/92054/z8f64200100kitg_tmb.jpg)
Part Number:
Description:
KIT DEV FOR Z8 ENCORE 16K TO 64K
Manufacturer:
Zilog
Datasheet:
![Z8F08A28100KITG](/photos/9/22/92241/z8f08a28100kitg_tmb.jpg)
Part Number:
Description:
KIT DEV Z8 ENCORE XP 28-PIN
Manufacturer:
Zilog
Datasheet:
![Z8F08200100KITG](/photos/9/22/92242/z8f08200100kitg_tmb.jpg)
Part Number:
Description:
DEV KIT FOR Z8 ENCORE 8K/4K
Manufacturer:
Zilog
Datasheet:
![Z8F04A28100KITG](/photos/9/22/92243/z8f04a28100kitg_tmb.jpg)
Part Number:
Description:
KIT DEV Z8 ENCORE XP 28-PIN
Manufacturer:
Zilog
Datasheet:
![Z8F08200100KIT](/images/manufacturer_photos/0/7/729/zilog_tmb.jpg)
Part Number:
Description:
DEV KIT FOR Z8 ENCORE 4K TO 8K
Manufacturer:
Zilog
Datasheet:
![Z86C6116FSC](/images/manufacturer_photos/0/7/730/zilog__inc__tmb.jpg)
Part Number:
Description:
CMOS Z8 microcontroller. ROM 16 Kbytes, RAM 256 bytes, speed 16 MHz, 32 lines I/O, 3.0V to 5.5V
Manufacturer:
Zilog, Inc.
Datasheet:
![Z86E0208PSC](/images/manufacturer_photos/0/7/730/zilog__inc__tmb.jpg)
Part Number:
Description:
Low-cost microcontroller. 512 bytes ROM, 61 bytes RAM, 8 MHz
Manufacturer:
Zilog, Inc.
Datasheet:
![Z86E40](/images/manufacturer_photos/0/7/730/zilog__inc__tmb.jpg)
Part Number:
Description:
Z8 4K OTP Microcontroller
Manufacturer:
Zilog, Inc.
Datasheet:
![Z88C0020VEC](/images/manufacturer_photos/0/7/730/zilog__inc__tmb.jpg)
Part Number:
Description:
CMOS SUPER8 ROMLESS MCU
Manufacturer:
Zilog, Inc.
Datasheet:
![Z86E0812SSC](/images/manufacturer_photos/0/7/730/zilog__inc__tmb.jpg)
Part Number:
Description:
SL1866 CMOSZ8 OTP Microcontroller
Manufacturer:
Zilog, Inc.
Datasheet:
![Z86E0812PSC](/images/manufacturer_photos/0/7/730/zilog__inc__tmb.jpg)
Part Number:
Description:
SL1866 CMOSZ8 OTP Microcontroller
Manufacturer:
Zilog, Inc.
Datasheet:
![Z86E0412PSC](/images/manufacturer_photos/0/7/730/zilog__inc__tmb.jpg)
Part Number:
Description:
OTP (KB) = 1, RAM = 125, Speed = 12, I/O = 14, 8-bit Timers = 2, Comm Interfaces Other Features = Por, LV Protect, Voltage = 4.5-5.5V
Manufacturer:
Zilog, Inc.
Datasheet:
![Z9023306PSC](/images/manufacturer_photos/0/7/730/zilog__inc__tmb.jpg)
Part Number:
Description:
Manufacturer:
Zilog, Inc.
Datasheet: