EP20K100QC240-3 Altera, EP20K100QC240-3 Datasheet - Page 3

• Manufacturer Part Number: EP20K100QC240-3
• Description: IC APEX 20K FPGA 100K 240-PQFP
• Manufacturer: Altera
• Series: APEX-20K®r

Specifications of EP20K100QC240-3

• Number Of Logic Elements/cells: 4160
• Number Of Labs/clbs: 416
• Total Ram Bits: 53248
• Number Of I /o: 189
• Number Of Gates: 263000
• Voltage - Supply: 2.375 V ~ 2.625 V
• Mounting Type: Surface Mount
• Operating Temperature: 0°C ~ 85°C
• Package / Case: 240-MQFP, 240-PQFP
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Other names: 544-1094

Altera Corporation
■
■
■
■
■
Flexible clock management circuitry with up to four phase-locked
loops (PLLs)
–
–
–
–
–
Powerful I/O features
–
–
–
–
–
–
–
–
–
–
–
Advanced interconnect structure
–
–
–
–
Advanced packaging options
–
–
Advanced software support
–
Built-in low-skew clock tree
Up to eight global clock signals
ClockLock
ClockBoost
ClockShift
Compliant with peripheral component interconnect Special
Interest Group (PCI SIG) PCI Local Bus Specification,
Revision 2.2 for 3.3-V operation at 33 or 66 MHz and 32 or 64 bits
Support for high-speed external memories, including DDR
SDRAM and ZBT SRAM (ZBT is a trademark of Integrated
Device Technology, Inc.)
Bidirectional I/O performance (t
LVDS performance up to 840 Mbits per channel
Direct connection from I/O pins to local interconnect providing
fast t
MultiVolt I/O interface support to interface with 1.8-V, 2.5-V,
3.3-V, and 5.0-V devices (see
Programmable clamp to V
Individual tri-state output enable control for each pin
Programmable output slew-rate control to reduce switching
noise
Support for advanced I/O standards, including low-voltage
differential signaling (LVDS), LVPECL, PCI-X, AGP, CTT, stub-
series terminated logic (SSTL-3 and SSTL-2), Gunning
transceiver logic plus (GTL+), and high-speed terminated logic
(HSTL Class I)
Pull-up on I/O pins before and during configuration
Four-level hierarchical FastTrack
providing fast, predictable interconnect delays
Dedicated carry chain that implements arithmetic functions such
as fast adders, counters, and comparators (automatically used by
software tools and megafunctions)
Dedicated cascade chain that implements high-speed,
high-fan-in logic functions (automatically used by software tools
and megafunctions)
Interleaved local interconnect allows one LE to drive 29 other
LEs through the fast local interconnect
Available in a variety of packages with 144 to 1,020 pins (see
Tables 4
FineLine BGA
Software design support and automatic place-and-route
provided by the Altera
CO
and t
through 7)
APEX 20K Programmable Logic Device Family Data Sheet
TM
®
®
feature reducing clock delay and skew
feature providing clock multiplication and division
programmable clock phase and delay shifting
SU
®
packages maximize board space efficiency
times for complex logic
®
Quartus
CCIO
Table
CO
®
®
II development system for
Interconnect structure
3)
+ t
SU
) up to 250 MHz
3