MC9S08AW60CFGE Freescale, MC9S08AW60CFGE Datasheet - Page 104

MC9S08AW60CFGE

Manufacturer Part Number
MC9S08AW60CFGE
Description
Manufacturer
Freescale
Datasheet

Specifications of MC9S08AW60CFGE

Cpu Family
HCS08
Device Core Size
8b
Frequency (max)
40MHz
Interface Type
I2C/SCI/SPI
Total Internal Ram Size
2KB
# I/os (max)
34
Number Of Timers - General Purpose
8
Operating Supply Voltage (typ)
3.3/5V
Operating Supply Voltage (max)
5.5V
Operating Supply Voltage (min)
2.7V
On-chip Adc
8-chx10-bit
Instruction Set Architecture
CISC
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
44
Package Type
LQFP
Program Memory Type
Flash
Program Memory Size
60KB
Lead Free Status / RoHS Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC9S08AW60CFGE
Manufacturer:
FREESCALE
Quantity:
10 000
Part Number:
MC9S08AW60CFGE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC9S08AW60CFGE
Manufacturer:
FREESCALE
Quantity:
10 000
Part Number:
MC9S08AW60CFGER
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
1
Chapter 6 Parallel Input/Output
6.7.13
Port G parallel I/O function is controlled by the registers listed below.
104
Bits 7, 3 and 2 are reserved bits that must always be written to 0.
PTGD[6:0]
PTFDSn
Reset
Reset
6:4, 1:0
Field
Field
6:0
W
W
R
R
Port G I/O Registers (PTGD and PTGDD)
Output Drive Strength Selection for Port F Bits — Each of these control bits selects between low and high
output drive for the associated PTF pin.
0 Low output drive enabled for port F bit n.
1 High output drive enabled for port F bit n.
Port G Data Register Bits — For port G pins that are inputs, reads return the logic level on the pin. For port G
pins that are configured as outputs, reads return the last value written to this register.
Writes are latched into all bits of this register. For port G pins that are configured as outputs, the logic level is
driven out the corresponding MCU pin.
Reset forces PTGD to all 0s, but these 0s are not driven out the corresponding pins because reset also
configures all port pins as high-impedance inputs with pullups disabled.
R
0
0
0
7
7
Figure 6-39. Output Drive Strength Selection for Port F (PTFDS)
PTFDS6
PTGD6
0
0
6
6
Table 6-30. PTFDS Register Field Descriptions
Table 6-31. PTGD Register Field Descriptions
Figure 6-40. Port G Data Register (PTGD)
PTFDS5
MC9S08AC16 Series Data Sheet, Rev. 8
PTGD5
0
0
5
5
PTFDS4
PTGD4
0
0
4
4
Description
Description
PTGD3
R
3
0
3
0
PTGD2
R
0
0
2
2
1
PTFDS1
Freescale Semiconductor
PTGD1
0
0
1
1
PTFDS0
PTGD0
0
0
0
0

Related parts for MC9S08AW60CFGE